EEWORLDEEWORLDEEWORLD

Part Number

Search

25HDA14-F-FREQ

Description
LVDS Output Clock Oscillator, 60MHz Min, 320MHz Max, ROHS COMPLIANT, DIP-14/4
CategoryPassive components    oscillator   
File Size196KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

25HDA14-F-FREQ Overview

LVDS Output Clock Oscillator, 60MHz Min, 320MHz Max, ROHS COMPLIANT, DIP-14/4

25HDA14-F-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
Other featuresCOMPLIMENTARY OUTPUT
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency320 MHz
Minimum operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
physical size20.2mm x 12.8mm x 5.08mm
longest rise time1 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
DESCRIPTION
HDA14 series LVDS output oscillators cover the frequency range
750kHz to 800MHz. The design consists of a crystal operating in 3rd
overtone mode, without a PLL circuit.
SPECIFICATION
Frequency Range:
60MHz to 320.0MHz
Output Logic
LVDS
Phase Noise:
See table
Frequency Stability:
See table
Operating Temp Range
Commercial:
-10° to +70°C
Industrial:
-40° to +85°C
Input Voltage:
+2.5VDC ±5% or +3.3VDC ±5%
Output Logic
High '1' V
OH
:
1.4V typical, 1.6V max.
Low '0' V
OL
:
0.9V min., 1.1V typical
Differential Output Voltage V
OD
:
247mV min., 355mV typ.,
454mV max. Output 1 - Output 2
Differential Output Error dV
OD
: -50mV min., 50mV max.
Output Offset Voltage V
OS
:
1.125V min., 1.20V typ., 1.375V max.
OS
:
Offset Magnitude Error dV
0mV min., 3mV typ., 25mV max.
Rise/Fall Times:
0.7ns typical, 1.0ns max.
(20% to 80% of LVDS waveform)
Current Consumption
(15pF load):
16mA max at 212.5MHz
Load:
50W from each output
Start-up Time:
5ms typ., 10ms max.
Duty Cycle:
50%±5% (at 1.5V)
Drive Capability:
100 Ohms between outputs
Input Static Discharge Prot:
2kV min.
Storage Temperature Range:
-55°C to +150°C
Ageing:
±3ppm per year max., ±2ppm
thereafter. At T amb +25°C
ABSOLUTE MAXIMUM RATINGS
(Permanent
damage may be caused if operated beyond these limits.)
Supply Voltage Vdd:
+4.6VDC max.
Input Voltage Vi:
Vss -0.5 min., VDD +0.5V max.
Input Voltage Vo:
Vss -0.5 min., Vdd +0.5V max.
HDA14 LVDS OSCILLATORS
14 pin Dual-in-Line
OUTLINE & DIMENSIONS
PHASE NOISE
(155.520MHz)
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
dBc/Hz
-72
-100
-125
-132
-142
-147
-149
JITTER
(155.520MHz)
Typ.
Max.
Integrated Phase Jitter: 0.25ps 4.0ps
(12kHz to 20MHz)
Period Jitter:
3.0ps
(RMS)
Period Jitter:
21ps
(peak to peak)
STABILITY OVER TEMPERATURE RANGE
Stability
±ppm
25
50
100
25
50
100
Temperature Range Order Code
°C
-10 to +70
-10 to +70
-10 to +70
-40 to +85
-40 to +85
-40 to +85
A
B
C
D
E
F
PART NUMBERS
HDA14 oscillator part numbers are derived as follows:
Example:
Supply Voltage
25 = 2.5VDC
3 = 3.3VDC
Series Designation
Package Style
14 pin DIL
Stability Code
(See table)
Frequency
3HDA14-A-250.000
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk
Watchdog timer (very clear).
Watchdog timer (very clear). Very clear explanation of the watchdog....
安_然 DSP and ARM Processors
Free D78F1203 information
[i=s] This post was last edited by paulhyde on 2014-9-15 09:17 [/i] Free D78F1203 information, all in English, and no specific pin information, but there is an introduction to it, I believe it will be...
Yound Electronics Design Contest
Fingerprint reader options
At present, the fingerprint readers available on the market are mainly divided into two categories according to the different fingerprint sensors, namely: optical fingerprint readers represented by Zh...
ssbrida Industrial Control Electronics
FPGA Implementation of Digital Frequency Synthesizer
[b]Abstract: [/b]The principle of DDFS and the main features of ACEX 1K, an FPGA device of Altera, are introduced. The working principle, design ideas, circuit structure and simulation results of the ...
alexa FPGA/CPLD
Comparison between vector control and VF control
Vector control: high precision and good dynamic response...
eeleader Industrial Control Electronics
pocket pc2003 ppt8846 8800 Chinese version
I have a machine PPT 8846 r3bz00ww system pocket pc 2003 is in English I want to flash to the Chinese version seems to be missing a OS Image Chinese version (CS) HEX file which big big can provide som...
whplcyz Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2263  1348  2812  472  1313  46  28  57  10  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号