SB1035 thru SB1050
Photovoltaic Solar cell Protection Schottky Rectifier
Case Style: DO-201AD
Features
◆
Metal-Semiconductor junction with guard ring
◆
Plastic package has Underwriters Laboratory
Flammability Classification 94V-0
◆
High current capability .low VF
◆
Low power loss,high efficiency
◆
For use in low voltage, high frequency inverters,
free wheeling,and polarity protection applications
◆
Tjmax.200℃ in DC forward mode
◆
High temperature soldering guaranteed:
260℃/10 seconds，0.375(9.5mm) lead length，
5lbs.(2.3kg) tension
Mechanical Data
Case:
DO-201AD Molded plastic body
Mounting Position:
Any
Weight:
1.2 grams
Maximum Ratings & Electrical Characteristics
Ratings at 25℃ ambient temperature unless otherwise specified.
Parameter
Maximum repetitive peak reverse voltage
Maximum RMS voltage
Maximum DC blocking voltage
Average forward rectified current
Peak forward surge current single sine-wave
superimposed on rated load (JEDEC Method)
Rating for fusig (t
≤
8.3ms)
Forward voltage
Maximum DC reverse current at
rated DC blocking voltage per leg
Typical thermal resistance per leg
Junction temperature
Storage temperature range
Notes:
1. Thermal Resistance Junction to Ambient
2. Thermal Resistance Junction to Case
Symbol
V
RRM
V
RMS
V
DC
I
F(AV)
I
FSM
I
2
t
IF=5A
IF=10A
T
j
=25
℃
T
j
=125
℃
VF
IR
R
θJA
R
θJC
TJ
T
STG
SB1035
35
24.5
35
SB1045
45
31.5
45
10
300
370
0.45
0.55
500
25
14
(1)
3.4
(2)
-50½+150
200
-50½+175
SB1050
50
35
50
Unit
V
V
V
A
A
A
2
sec
V
µA
mA
℃/W
℃
℃
VR≤80%VRRM
In DC forward mode
文件编号：GSXH.009.399-14
修改码：01
制定日期：2011.2.22
页码：1/2
SB1035 thru SB1050
Ratings and Characteristics Curves
(TA = 25℃ unless otherwise noted)
6
Power Dissipation(W)
5
4
3
2
1
0
0
2
Figure 1. Power Dissipation
6
8
Forward Current(A)
Figure 2. Forward Current Derating
4
10
12
200
Ambient Temperature(
℃
)
150
VR
≤
80%VRRM
100
DC Forward
50
0
0
2
4
6
8
10
12
Forward Current(A)
Figure 3. Forward Characteristics(Typical Value)
100
Tj=200℃
Tj=25℃
Forward Current(A)
10
1
0.1
0.01
0
0.1
0.2
0.3
0.4
0.5
0.6
VF-- Forward Voltage(V)
文件编号：GSXH.009.399-14
修改码：01
制定日期：2011.2.22
页码：2/2
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
