EEWORLDEEWORLDEEWORLD

Part Number

Search

RM222-060-632-9134

Description
Board Connector, 60 Contact(s), 2 Row(s), Female, Straight, 0.075 inch Pitch, Solder Lug Terminal, Hole .099-.111, Plug
CategoryThe connector    The connector   
File Size201KB,2 Pages
ManufacturerAirBorn
Download Datasheet Parametric View All

RM222-060-632-9134 Overview

Board Connector, 60 Contact(s), 2 Row(s), Female, Straight, 0.075 inch Pitch, Solder Lug Terminal, Hole .099-.111, Plug

RM222-060-632-9134 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresWITH MOUNTING EARS
body width0.2 inch
subject depth0.585 inch
body length3.012 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTin/Lead (Sn/Pb)
Contact point genderFEMALE
Contact materialNOT SPECIFIED
contact modeSTAGGERED
Contact styleRND PIN-SKT
insulator materialTHERMOPLASTIC
JESD-609 codee0
MIL complianceYES
Manufacturer's serial numberRM2
Plug contact pitch0.075 inch
Match contact row spacing0.075 inch
Installation option 1HOLE .099-.111
Installation methodSTRAIGHT
Installation typePANEL
Number of connectorsONE
PCB row number2
Number of rows loaded2
PCB contact patternSTAGGERED
Plating thickness50u inch
polarization keyDUAL POLARIZED
reliabilityMIL-C-55302
Terminal length0.12 inch
Termination typeSOLDER LUG
Total number of contacts60
C6000 DSP - About startup method
The so-called startup, called "Boot" in English, is indispensable to any system, whether it is CPU, DSP, ARM or FPGA, this process cannot be skipped. Its essence is the process of loading programs and...
fish001 DSP and ARM Processors
Problems with installing GRACE in CCS V6.0
When installing GRACE in CCS V6.0, the following error occurs: can't read "componentname(JRE)".no such element in array. How to solve this problem?...
sunny88671 Microcontroller MCU
Help!!! Circuit Analysis
Why can't the voltage regulator function be achieved when the load is small in this voltage regulator simulation? ? Can you explain it in detail? ? I'd be very grateful!! [[i] This post was last edite...
peng136 Analog electronics
FPGA learning - matrix keyboard digital tube display
Control a single digital tube to display the key value of a button. In the design, the VHDL hardware description language is used to implement the keyboard interface design on the FPGA chip and the si...
hu07020506 FPGA/CPLD
Fighting Together with me in July!
2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour. In the hot summer, maybe you are staying in the air-conditioned room every ...
EEWORLD社区 Suggestions & Announcements
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2705  542  294  2508  1089  55  11  6  51  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号