EEWORLDEEWORLDEEWORLD

Part Number

Search

EEGBA1E184FPE

Description
CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 25V, 180000uF, CHASSIS MOUNT, CAN
CategoryPassive components    capacitor   
File Size394KB,37 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric View All

EEGBA1E184FPE Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 25V, 180000uF, CHASSIS MOUNT, CAN

EEGBA1E184FPE Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance180000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM (WET)
ESR7.4 mΩ
Manufacturer's serial numberG-BA
Installation featuresCHASSIS MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)25 V
ripple current18320 mA
surface mountNO
Terminal shapeBINDING POST
Large Can
Aluminum Electrolytic Capacitors
Year 2000 issue
Program for single chip password lock
I have a program for a single-chip password lock. The specific function is [color=magenta] This example shows how to use 8051, LCD display and 4ⅹ4 keypad to make a password lock. PORT 1 is connected t...
LINGERZHE MCU
A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 855  2874  1420  2238  1280  18  58  29  46  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号