EEWORLDEEWORLDEEWORLD

Part Number

Search

3172-15MANF1SN

Description
D Type Connector, 15 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle
CategoryThe connector    The connector   
File Size159KB,1 Pages
ManufacturerWieson Technologies Co., Ltd.
Download Datasheet Parametric View All

3172-15MANF1SN Overview

D Type Connector, 15 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

3172-15MANF1SN Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.494 inch
body length1.539 inch
Body/casing typeRECEPTACLE
Contact to complete cooperationAU
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact styleRND PIN-SKT
insulator materialTHERMOPLASTIC
Manufacturer's serial number3172
Plug contact pitch0.109 inch
Installation option 1#4-40
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number2
Number of rows loaded2
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thicknessFLASH inch
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceNICKEL
Shell materialSTEEL
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts15
pcblayout outsourcing design---Tongdao Electronics
Shenzhen Tongdao Electronic Design Co., Ltd. is a professional LAYOUT company. It is a high-tech enterprise specializing in providing complete electronic product solutions for domestic and foreign cus...
pcb186 PCB Design
Industrial color camera troubleshooting help
The picture shows a color camera with an electronic magnifier currently used by the company. It was not hit or dropped, but suddenly it became completely dark and no images were displayed. What is the...
UUC FPGA/CPLD
I just came into contact with Verilog language and wrote a program according to the requirements to drive the 8-bit 8-segment digital tube to display 1--8 in turn.
module shumaguan(clk,rst,d_out,w_out);input clk; input rst; output [7:0]d_out; output [7:0]w_out;reg[31:0]sec_out; reg[7:0]d_out; reg[7:0]w_out; reg[3:0]count;always@(posedge clk or negedge rst) begin...
阿库巴斯 FPGA/CPLD
atmega timer problem
I am a beginner. I have seen many functions that use timers for delays, which use the input capture and output capture registers. What is the use of this operation? Please explain it to me. Thank you....
burst Microchip MCU
Embedded development requires various development boards and kernels
Cooperate with Soochow University to develop various series of boards. If you are interested, please visit our Taobao store: http://store.taobao.com/?shop_id=65678023ad_id=am_id=cm_id=pm_id=...
丹双伟蒙丹 Embedded System
Help: Creating a file in the root folder of USB, Windows cannot open it
Develop a USB driver in the microcontroller and support the FAT file system. Create a new file in the USB file system according to the FAT16 rules. First, search for available clusters in the FAT area...
qzm Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 653  1506  1401  1801  2787  14  31  29  37  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号