EEWORLDEEWORLDEEWORLD

Part Number

Search

3KH43/2JND3(105)

Description
Card Edge Connector, 86 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size535KB,5 Pages
ManufacturerWPI Viking Electronics Inc.
Download Datasheet Parametric View All

3KH43/2JND3(105) Overview

Card Edge Connector, 86 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle

3KH43/2JND3(105) Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNONE
Board mount optionsMOUNTING FLANGE
body width0.37 inch
subject depth0.71 inch
body length5.135 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage650VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
MIL complianceYES
Manufacturer's serial numberJND
Plug contact pitch0.1 inch
Installation option 1#4-40
Installation option 2OFFSET
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness10u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.165 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts86
Evacuation force-minimum value.278 N
How is the DSP's RF5 framework actually used?
Dear friends, I have never been exposed to dsp, and I came across the RF5 reference framework directly. My goal is to learn how to modify it to develop a program of my own. The theory is confusing, bu...
huj Embedded System
Share fpga information!!
Good information on fpga!...
尧之裔 FPGA/CPLD
The data of STM32 ADC is tampered when using DMA mode
During the recent test, it was found that the data read by STM32 ADC using DMA mode would appear as follows I started to suspect that it was high-frequency interference from external signals. After a ...
littleshrimp stm32/stm8
raw-os has been updated to version 1091
raw-os has been updated to version 1091. Please download it from the official website: http://www.raw-os.org/Download.html. For the revision history, please refer to: https://github.com/jorya/raw-os....
jorya_txj Embedded System
About PLL optimization
I use PLL to generate 6 divided clocks, but only one divided clock can be used at the same time. Quartus optimizes the other unused divided clocks and only routes one clock. Is there any way to preven...
zhenpeng25 FPGA/CPLD
ECG ten electrodes and 12 leads
ECG ten electrodes and 12 leads1. I don't know much about how to obtain electrocardiogram information using ECG. Why is ECG called 12-lead when it only has ten electrodes? What is the relationship bet...
QWE4562009 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 807  1518  2059  374  2584  17  31  42  8  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号