EEWORLDEEWORLDEEWORLD

Part Number

Search

DCX69-25TA

Description
PNP SURFACE MOUNT TRANSISTOR
File Size105KB,5 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet View All

DCX69-25TA Overview

PNP SURFACE MOUNT TRANSISTOR

DCX69/-16/-25
PNP SURFACE MOUNT TRANSISTOR
Features
Epitaxial Planar Die Construction
Ideally Suited for Automated Assembly Processes
Ideal for Medium Power Switching or Amplification Applications
Totally Lead-Free & Fully RoHS compliant (Note 1)
Halogen and Antimony Free. “Green” Device (Note 2)
Qualified to AEC-Q101 Standards for High Reliability
Mechanical Data
Case: SOT89
Case Material: Molded Plastic, "Green” Molding Compound.
UL Flammability Classification Rating 94V-0
Moisture Sensitivity: Level 1 per J-STD-020
Terminals: Finish — Matte Tin annealed over Copper leadframe
(Lead Free Plating). Solderable per MIL-STD-202, Method 208
Weight: 0.055 grams (approximate)
SOT89
COLLECTOR
2,4
3
C
4
2
E
C
1
BASE
3
EMITTER
1
B
Top View
Device Schematic
Top View
Pin Out Configuration
Ordering Information
(Note 3)
Part Number
DCX69-13
DCX69-16-13
DCX69-25TA
DCX69-25-13
Notes:
Case
SOT89
SOT89
SOT89
SOT89
Packaging
2500/Tape & Reel
2500/Tape & Reel
1000/Tape & Reel
2500/Tape & Reel
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. Halogen and Antimony free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and
<1000ppm antimony compounds.
3. For packaging details, go to our website at http://www.diodes.com.
Marking Information
xxx = Product Type Marking Code:
P12 = DCX69
P12-16 = DCX69-16
P12-25 = DCX69-25
YWW = Date Code Marking
Y = Last digit of year (ex: 7 = 2007)
WW = Week code (01 – 53)
YWW
xxx
DCX69/-16/-25
Document number: DS31264 Rev. 6 - 2
1 of 5
www.diodes.com
April 2012
© Diodes Incorporated
[FPGA Syntax Analysis] The execution order of statements in process
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY DFF3 IS PORT(CLK,D1:IN STD_LOGIC; Q1:OUT STD_LOGIC); END; ARCHITECTURE bhv OF DFF3 IS SIGNAL A,B:STD_LOGIC; BEGIN PROCESS(CLK) BEGIN IF CLK'EVENT AND ...
eeleader FPGA/CPLD
TI ARROW High Reliability Product Solutions Seminar Handouts
Here are the seminar notes:...
老夫子 Analogue and Mixed Signal
Amazing skills!!! What should I do if I want to make a fire in the wild but don’t have a lighter?
[font=Arial, Microsoft YaHei][size=4][color=#333333]Amazing skills!!! What should I do if I want to make a fire in the wild but don’t have a lighter? [/color][/size][/font][font=Arial, Microsoft YaHei...
qwqwqw2088 Talking
Programming examples to learn DSP timer and interrupt system
Example 1: Use a buzzer to simulate basic sound levels1.1 Working principle of a buzzerThe principle of a buzzer is that current passes through an electromagnetic coil, which generates a magnetic fiel...
Jacktang DSP and ARM Processors
Looking for the profibus protocol,
Looking for the profibus protocol,...
xy598646744 Embedded System
What is the normal ripple of the reference voltage source?
As the title says, thank you first...
chenfzg Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1379  2570  2929  1569  1545  28  52  59  32  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号