TA1653A datasheet, PDF - EEWORLD Datasheet

TA1653A: DescriptionSAW Filter 1575.42MHz 2MHz BW SMD 1.1x0.9 mm; CategoryAnalog mixed-signal IC filter; File Size147KB，7 Pages; ManufacturerTAI-SAW TECHNOLOGY CO., LTD.; Websitehttp://www.taisaw.com/; Environmental Compliance

Download Datasheet Parametric View All

TA1653A Overview

SAW Filter 1575.42MHz 2MHz BW SMD 1.1x0.9 mm

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TAI-SAW TECHNOLOGY CO., LTD.
Reach Compliance Code	compli
Other features	TAPE AND REEL
Center frequency or cutoff frequency (fo/fc)	1575.42 MHz
filter type	SAW FILTER
high	1 mm
Maximum insertion loss	1.2 dB
Manufacturer's serial number	TA1653A
Installation type	SURFACE MOUNT
Number of functions	1
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Packaging Materials	PLASTIC
physical size	L1.1XB0.9XH0.5 (mm)/L0.043XB0.035XH0.02 (inch)

LM Flash Programmer Error when downloading program via serial port: I want to use LM Flash Programmer to download programs to LM3S1811 through the serial port, but now the following error keeps appearing. Is it because of my settings or other problems? Is there someth...; iceman5823 Microcontroller MCU

TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production: Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...; amethyst Automotive Electronics

ADUCM360 ADUCM361 Minimum System Board Design Files: I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...; littleshrimp ADI Reference Circuit

Received the prize from EEWORLD, thank you admin: I am very excited and wish EEWORLD further progress! :victory:...; jxb01033016 Talking

(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?: The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...; danielzhoufeng FPGA/CPLD

Disassembly of Taiwan TES-1316 temperature meter with temperature recording function: This watch looks relatively new, but it has a problem. I tried to fix it but failed, so I took it apart to show you.This meter supports 2-way thermocouple input, 4600 data records, and USB/RS232 commu...; littleshrimp Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components