DRF-E9P-NJ-212 datasheet, PDF - EEWORLD Datasheet

DRF-E9P-NJ-212: DescriptionD Type Connector, 9 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size309KB，5 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DRF-E9P-NJ-212 Overview

D Type Connector, 9 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER, 0.318 FTPRINT
body width	0.494 inch
body length	1.213 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	WHITE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DRF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	INSERT,JACKSCREW
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	5u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	9
Evacuation force-minimum value	1.112 N

ISE VHDL synthesis warning increases 2 to 3G Memory: I wrote a big program with 30,000 lines. It can be simulated, but the comprehensive warning is to increase 2 to 3G memory. Is it because my computer needs to increase the memory, or the FPGA board has...; timdong FPGA/CPLD

Apply for TI samples for free and win gifts by posting your order!: [size=5][color=#ff0000]Event details >> [url=https://www.eeworld.com.cn/huodong/201511sample/] Apply for TI samples for free, post your order and win gifts! [/url][/color][/size] [font=微软雅黑][size=16px...; EEWORLD社区 TI Technology Forum

USB driver transplantation in wince: Since wince4.2 only supports USB1.0, I want to modify the relevant code to support USB2.0. I heard that wince5.0 supports 2.0. Can I transplant the USB2.0 driver code in WINCE5.0 to WINCE4.2? How to m...; karachi Embedded System

Please advise on the use of PPP under vxworksk: Do I write a communication program on the upper layer of VXWORKS and then include the PPP protocol in the component? I did an experiment today. If you are an expert, please give me some advice. Thank ...; 天天 Real-time operating system RTOS

MSP430G2232 Hardware I2C Configuration Issue: The actual registers of MSP430G2232 are completely different from the descriptions in the user manual of the series "MSP430x2xx Family User's Guide" (slau144j.pdf). There is no reference, which result...; cham Microcontroller MCU

DDS Arbitrary Signal Generator: /*Signal definitioninclock: clockcontrol: controls the type of waveform generated. When it is 00,01,10,11, it generates sine wave, square wave, triangle wave and sawtooth wave respectively; i: control...; hewan601 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components