• Extremely low wavelength dependent loss (WDL) and PDL
• Up to 10-channel arrays
Applications
• EDFA
• Raman amplifiers
• Add/Drop monitoring
• DWDM systems
JDSU miniature integrated power monitors are designed for channel monitoring
in dense wavelength division multiplexing (DWDM) systems and Add/Drop
modules. They can also be used for signal/pump power monitoring in erbium
doped fiber amplifiers (EDFAs) and Raman amplifiers where integrated solutions
tend to replace traditional fused fiber tap + photodiodes. The miniaturized
version is a high performance active hybrid device that incorporates a micro-optic
tap coupler and high-sensitivity InGaAs photodiode in a miniature package. It
offers high reliability, compact footprint with ultra-wide bandwidth, and very low
polarization dependent loss (PDL).
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
MINIATURE INTEGRATED POWER MONITOR
2
IPM Single Unit Diagram
(Specifications in mm unless otherwise noted.)
20.1 MAX
18.35
7.0 MAX
Ø 3.20
0.50 X 0.50
Ø 0.50
PITCH 2.54
IPM Array (6 to 8 channels) Diagram
(Specifications in mm unless otherwise noted.)
32.00
3.20
PITCH 2.54 X 11
=27.94
3.0
Ø 0.51
Ø 1.14
PIN 1
27.94
32.50
22.86
6.00
IPM Array Pinout
(8 channel only)
BOTTOM VIEW
Pin
1
2
3
4
5
6
7
8
9
10
11
12
Description
Anode (Common)
Cathode 1
Cathode 2
Anode (Common)
Cathode 3
Cathode 4
Cathode 5
Anode (Common)
Cathode 6
Cathode 7
Anode (Common)
Cathode 8
MINIATURE INTEGRATED POWER MONITOR
3
Specifications
Parameter
Wavelength range
C-Band
L-Band
C+L Band
Insertion loss (input to output)
Wavelength flatness (input to output)
Polarization dependent loss (input to output)
PMD (input to output)
Optical return loss
PD operating bias voltage, V
R
PD responsivity
PD linearity
PD dark current
PD cut-off frequency
Input optical power
Operating temperature
Storage temperature
Tensile load
Package dimensions
Single unit
6 to 8 channels array
10 channels array
Fiber type
Pigtail color code
Specification
Maximum
Maximum
Maximum
Maximum
Minimum
Minimum
Maximum
Maximum
Maximum
1510-1580 nm
1560-1625 nm
1510-1625 nm
See table below
0.002 dB/nm
0.03 dB
0.1 ps
45 dB
-5 V (typical)
0.8 A/W (for net responsivity, see table below)
±10%
1 nA @ V
R
= -5 V and 23 °C
600 MHz @ V
R
= -5 V and R
L
= 50 W
See table below
-20 to 75 °C
-40 to 85 °C
5N
3.2 mm x 18.5 mm
32 mm x 32.5 mm x 6 mm
38.8 mm x 32.5 mm x 6 mm
SMF-28, 250 µm primary coating
Black (input port); Clear (output port)
Note: Parameters are specified for the signal wavelength range, all polarization states, and operating temperature range without connector unless otherwise stated.
Tap Ratio and Insertion Loss Table
Code
Tap Ratio
Maximum Insertion Loss
(Input to Output)
0.5 dB
0.5 dB
0.5 dB
0.5 dB
0.6 dB
0.8 dB
Minimum Net Responsivity
1
Maximum Optical Power
2
1
2
3
4
5
T
1%
2%
3%
4%
5%
10%
0.008 A/W
0.016 A/W
0.024 A/W
0.032 A/W
0.040 A/W
0.080 A/W
500 mW
250 mW
150 mW
125 mW
100 mW
50 mW
1. The net responsivity is defined as the ratio of the PD current output and optical power measured at output fiber.
2. The maximum optical power is the maximum value of the power at input port within the PD linearity range specified.
MINIATURE INTEGRATED POWER MONITOR
Ordering Information
For more information on this or other products and their availability, please contact your local JDSU account manager or
JDSU directly at 1-800-498-JDSU (5378) in North America and +800-5378-JDSU worldwide or via e-mail at
customer.service@jdsu.com.
Sample: IPM-C82310010
IPM-
Code
C
L
1
Wavelength
C-band
L-band
C + L bands
Code
1
2
3
4
5
T
Tap Ratio
1%
2%
3%
4%
5%
10%
Code
2
3
4
Package Size
Single
unit
6-8
channel
array
10-channel array
001
Code
0
1
2
3
4
5
8
9
A
B
C
Connector Type
No
connector
FC/PC
FC/SPC
FC/APC
SC/SPC
SC/APC
ST
FC/UPC
SC/UPC
LC/SPC
LC/UPC
Code
1
6
7
8
T
Channels
Single
device
6-channel array
7-channel array
8-channel array
10-channel array
Code
1
2
4
5
Fiber Length
1m
2m
0.5 m
1.5 m
SMF-28 is a registered trademark of Corning Incorporated.
ST is a registered trademark of Lucent Technologies.
All statements, technical information and recommendations related to the products herein are based upon information believed to be
reliable or accurate. However, the accuracy or completeness thereof is not guaranteed, and no responsibility is assumed for any
inaccuracies. The user assumes all risks and liability whatsoever in connection with the use of a product or its application. JDSU reserves
the right to change at any time without notice the design, specifications, function, fit or form of its products described herein, includ-
ing withdrawal at any time of a product offered for sale herein. JDSU makes no representations that the products
herein are free from any intellectual property claims of others. Please contact JDSU for more information. JDSU and the JDSU logo are
[color=#00ff][size=4]Introduction: Let's take a look at the interconnection between the CPU and FPGA in SoC FPGA and see how they affect the performance of our entire system. [/size][/color] [color=#0...
In CCS4, "connect target" and "load program" are both grayed out, why is this? There is no problem compiling the project, and I can see the .out file in the "DEBUG" of the project file... Please help....
The core content of "Modeling and Evaluation of Real-time Systems in Automotive Electronic/Electrical Architecture" is to model and evaluate within the scope of automotive electronic/electrical archit...
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
