BNC-LR-PC-1 datasheet, PDF - EEWORLD Datasheet

BNC-LR-PC-1: DescriptionBOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, RECEPTACLE; CategoryThe connector The connector; File Size612KB，18 Pages; ManufacturerHirose; Websitehttp://www.hirose-connectors.com/

Download Datasheet Parametric View All

BNC-LR-PC-1 Overview

BOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, RECEPTACLE

Parameter Name	Attribute value
Maker	Hirose
Reach Compliance Code	unknown
Other features	VSWR MAX AT 2GHZ
Body/casing type	RECEPTACLE
Characteristic impedance	50 Ω
Connector type	RF BNC CONNECTOR
Contact to complete cooperation	SILVER
Contact completed and terminated	SILVER
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	BNC
Installation method	RIGHT ANGLE
Installation type	BOARD
Maximum operating frequency	4 GHz
Options	GENERAL PURPOSE
Panel mounting	NO
Termination type	SOLDER
voltage standing wave ratio	1.2
Base Number Matches	1

About .cio: When compiling ccs, a warning message appears saying "creating output section .cio without SECTIONS specification". What is this .cio?...; restrick DSP and ARM Processors

MSM5100 chip development: I'd like to ask everyone, does anyone know what programming language is used for the Qualcomm MSM5100 chip? My boss wants to use this chip, but I don't have any information. If any netizen can provide...; bobowoya Embedded System

Understanding FFT Graphs: [i=s]This post was last edited by dontium on 2015-1-23 13:22[/i]By Bonnie C. Baker, Texas Instruments( THIS))Keywords : analog circuit design,Converter、ADC、Industrial Applications、Medical Electronics,...; 德州仪器 Analogue and Mixed Signal

LCD_A module of msp430 microcontroller: [p=28, null, left][color=rgb(78, 78, 78)]The display control part of the 430 microcontroller is very simple, directly driving the segment code display. Taking the msp430f4152 as an example, the LCD di...; 灞波儿奔 Microcontroller MCU

Real-time operating system μC/OS-Ⅱ: Chapter 3 Interrupts and Clocks of μC/OS-Ⅱ 3.1 Interrupt Process of μC/OS-Ⅱ ☆ Interrupt process of μC/OS-Ⅱ: After the system receives an interrupt request, if the CPU is in the interrupt-enabled state...; Jacktang Microcontroller MCU

Isn't the stimulus file of Xilinx ISE Verilog language a testbench file?: I just learned about Xilinx FPGA. Now I am writing a simple thing and need to simulate it. But it is not as easy to generate testbench files as Altera. I am confused. 1) Why is there no Verilog testbe...; Kileo FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components