54122-108-68-1850LF datasheet, PDF

54122-108-68-1850LF: DescriptionBoard Connector, 136 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-108-68-1850LF Overview

Board Connector, 136 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306001458
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	8.5
body width	0.19 inch
subject depth	0.728 inch
body length	3.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Filter function	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	68

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

How is Eboot.nb0 generated?: I would like to ask you: How is eboot.nb0 generated in PB? Build current project or Makeimg? Or SYSGEN?? Thank you!...; 海乐 Embedded System

Low-pass filter design program—MFB and Sallen-Key topologies: Yesterday I saw a forum friend upload a document about filters, which reminded me of a Chinese version of a TI document about low-pass filters on my hard drive...; qq849682862 Analogue and Mixed Signal

Prototyping a residential gateway using Xilinx ISE: This paper presents a residential gateway (RG) prototyping process using Xilinx Integrated Software Environment (ISE) version 6.1i. The RG was designed for broadband residential multiservices based on...; 小笼包 FPGA/CPLD

Initial magnetization curve of transformer core Switching power supply principle and design (serial 51): [b]2-1-1-2. Initial magnetization curve of transformer core[/b] Next, we will continue to analyze the magnetization process of the transformer core in detail. Figure 2-3 is a curve diagram of the inpu...; noyisi112 Power technology

【GD32F307E-START】+connected to UASRT interface power supply: There have been posts before that reflect that when performing UART testing, since the UART interface on the board does not provide power to the development board, two USB cables are required, one for...; hujj Domestic Chip Exchange

FPGA Actel A3PN010: Does anyone have any development boards or other materials that can be recommended? I have a task to do now. Urgent:)...; lylhe FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components