EEWORLDEEWORLDEEWORLD

Part Number

Search

O-CE8-0T28EW-P-V-10-R

Description
with OSC Disable and Oven Alarm features for Instrumentation
File Size52KB,4 Pages
ManufacturerNEL
Websitehttp://www.nelfc.com
Download Datasheet View All

O-CE8-0T28EW-P-V-10-R Overview

with OSC Disable and Oven Alarm features for Instrumentation

OVEN-CONTROLLED CRYSTAL OSCILLATORS
Data Sheet 0921A
Rev F
O-CE8-XXYZXX-X-V-XX-X
Precision Very Low Phase Noise OCXO in 36x27 mm “Europack”
with OSC Disable and Oven Alarm features for Instrumentation
Product Data Sheet
Features
SC-cut crystal
High Stability
Low Aging
Very Low Phase Noise:
-135 dBc/Hz at 10Hz offset
-170 dBc/Hz on the noise floor
0.75 (19,05 mm)
0.25 (6,35 mm)
Ø0.030 (0,76 mm) TYP
Applications
Instrumentation
Telecommunication Systems
Data Communications
GPS
COTS/Dual use
3
1.00 (25,40 mm)
4
5
0.70 (17,78 mm)
2
1.07 (27,20 mm)
1
8
7
6
0.25(6,35 mm)
1.42 (36,1 mm)
357 Beloit Street, P.O. Box 457, Burlington, WI 53105-0457 U.S.A. Phone 262/763-3591 FAX 262/763-2881
Email:
nelsales@nelfc.com
www.nelfc.com
【Design Tools】MicroBlaze Support Example Xilkernel Example
This example details a Xilinx embedded system implemented using an embedded development kit, showcasing the features of the Xilkernel on a Microblaze soft processor. The hardware design used to demons...
GONGHCU FPGA/CPLD
Here are some Verilog books for you to read (continued)
There is another book by Xia Yuwen that is too big to upload. I would like to contact you. The title of the book is "Verilog Digital System Design Tutorial [Xia Yuwen].rar"...
zhangkai0215 FPGA/CPLD
Circuit Question
I don't know what the device marked 3MS is in the circuit diagram?...
Benedict Integrated technical exchanges
18B20 Program
sbit DQ =P2^1; //Define the port according to the actual situation typedef unsigned char byte;typedef unsigned int word; //延时void delay(word useconds){ for(;useconds0;useconds--);} //Reset byte ow_res...
破茧佼龙 MCU
FPGA development board schematic + example code
Yesterday I gave you two programs written in VHDL. Today I will share the Verilog routines. In fact, many large companies are currently developing with VHDL. It has strict syntax and standardized form...
super红红55 FPGA/CPLD
EEWORLD University Hall----Hands on Sensorless 1 (A)
Hands on Sensorless 1 (A):https://training.eeworld.com.cn/course/184...
dongcuipin Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 624  2250  336  1705  2876  13  46  7  35  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号