W9812G6KH-5 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> W9812G6KH-5

W9812G6KH-5: DescriptionSYNCHRONOUS DRAM; Categorystorage; File Size1MB，42 Pages; ManufacturerWinbond Electronics Corporation; Websitehttp://www.winbond.com.tw

Download Datasheet Parametric Compare View All

W9812G6KH-5 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	W9812G6KH-5	-	-	View	Buy Now

W9812G6KH-5 Overview

SYNCHRONOUS DRAM

W9812G6KH-5 Parametric

Parameter Name	Attribute value
state	ACTIVE
Memory IC type	SYNCHRONOUS DRAM

Preview

Download Datasheet

View All

W9812G6KH



4 BANKS



16 BITS SDRAM

Table of Contents-

GENERAL DESCRIPTION .............................................................................................................. 3

FEATURES ...................................................................................................................................... 3

ORDER INFORMATION.................................................................................................................. 3

PIN CONFIGURATION.................................................................................................................... 4

PIN DESCRIPTION ......................................................................................................................... 5

BLOCK DIAGRAM ........................................................................................................................... 6

FUNCTIONAL DESCRIPTION ........................................................................................................ 7

7.1

Power Up and Initialization ................................................................................................. 7

7.2

Programming Mode Register .............................................................................................. 7

7.3

Bank Activate Command .................................................................................................... 7

7.4

Read and Write Access Modes .......................................................................................... 7

7.5

Burst Read Command ........................................................................................................ 8

7.6

Burst Write Command......................................................................................................... 8

7.7

Read Interrupted by a Read................................................................................................ 8

7.8

Read Interrupted by a Write ................................................................................................ 8

7.9

Write Interrupted by a Write ................................................................................................ 8

7.10

Write Interrupted by a Read ................................................................................................ 8

7.11

Burst Stop Command.......................................................................................................... 8

7.12

Addressing Sequence of Sequential Mode......................................................................... 9

7.13

Addressing Sequence of Interleave Mode .......................................................................... 9

7.14

Auto-precharge Command................................................................................................ 10

7.15

Precharge Command ........................................................................................................ 10

7.16

Self Refresh Command..................................................................................................... 10

7.17

Power Down Mode ............................................................................................................ 11

7.18

No Operation Command ................................................................................................... 11

7.19

Deselect Command .......................................................................................................... 11

7.20

Clock Suspend Mode ........................................................................................................ 11

8. OPERATION MODE ...................................................................................................................... 12

9. ELECTRICAL CHARACTERISTICS ............................................................................................. 13

9.1

Absolute Maximum Ratings .............................................................................................. 13

9.2

Recommended DC Operating Conditions ........................................................................ 13

9.3

Capacitance ...................................................................................................................... 14

9.4

DC Characteristics ............................................................................................................ 14

9.5

AC Characteristics and Operating Condition .................................................................... 15

10. TIMING WAVEFORMS.................................................................................................................. 17

10.1

Command Input Timing..................................................................................................... 17

10.2

Read Timing ...................................................................................................................... 18

10.3

Control Timing of Input/Output Data ................................................................................. 19

10.4

Mode Register Set Cycle .................................................................................................. 20

Publication Release Date: Feb. 22, 2017

Revision: A05

-1-

W9812G6KH

11. OPERATING TIMING EXAMPLE .................................................................................................. 21

11.1

Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) .......................................... 21

11.2

Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge) ............... 22

11.3

Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) .......................................... 23

11.4

Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge) ............... 24

11.5

Interleaved Bank Write (Burst Length = 8) ....................................................................... 25

11.6

Interleaved Bank Write (Burst Length = 8, Auto-precharge) ............................................ 26

11.7

Page Mode Read (Burst Length = 4, CAS Latency = 3) ................................................... 27

11.8

Page Mode Read / Write (Burst Length = 8, CAS Latency = 3) ....................................... 28

11.9

Auto Precharge Read (Burst Length = 4, CAS Latency = 3) ............................................ 29

11.10 Auto Precharge Write (Burst Length = 4) ......................................................................... 30

11.11 Auto Refresh Cycle ........................................................................................................... 31

11.12 Self Refresh Cycle ............................................................................................................ 32

11.13 Burst Read and Single Write (Burst Length = 4, CAS Latency = 3) ................................. 33

11.14 Power Down Mode ............................................................................................................ 34

11.15 Auto-precharge Timing (Read Cycle) ............................................................................... 35

11.16 Auto-precharge Timing (Write Cycle) ............................................................................... 36

11.17 Timing Chart of Read to Write Cycle ................................................................................ 37

11.18 Timing Chart of Write to Read Cycle ................................................................................ 37

11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command) ............................................... 38

11.20 Timing Chart of Burst Stop Cycle (Precharge Command) ................................................ 38

11.21 CKE/DQM Input Timing (Write Cycle) .............................................................................. 39

11.22 CKE/DQM Input Timing (Read Cycle) .............................................................................. 40

12. PACKAGE SPECIFICATION ......................................................................................................... 41

13. REVISION HISTORY..................................................................................................................... 42

Publication Release Date: Feb. 22, 2017

Revision: A05

-2-

W9812G6KH-5 Related Products

	W9812G6KH-5	W9812G6KH	W9812G6KH-6I	W9812G6KH-75
Description	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
state	ACTIVE	ACTIVE	-	Active
Memory IC type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	-	SYNCHRONOUS DRAM

Recommended Resources

Pulse beat monitoring sound and light alarm circuit

Frequency sensitive rheostat manual and automatic one-way starting circuit

Class A power amplifier circuit

Analog counter circuit circuit diagram

Reversible circuit with forward and reverse function inverter

555 Electronic disinfection circuit using ozone tube

[FPGA Learning Series—Differences between FPGA and CPLD]: I am a complete novice when it comes to FPGA. I have had a brief contact with CPLD. I used CPLD to make an IO expansion before. Now I think I have not even entered the door. I am ready to play with FP...; ltbytyn FPGA/CPLD

The entry point of LED application in household market: [table][tr][td]LED products have become a hot topic of concern at the IIC exhibition and large export product exhibitions. It is said that the market will definitely pick up soon. The Olympic Games he...; unbj FPGA/CPLD

Can someone send me a copy of the ATA Command Set? And where do I send the commands after I create them?: Can someone send me a copy of the ATA Command Set? And where do I send the commands after I create them? Don't reply and look for them online yourself....; thedegree Embedded System

Serial communication: #include#define uchar unsigned char #define uint unsigned int sbit E=P2^7; //1602 enable pin sbit RW=P2^6; //1602 read and write pin sbit RS=P2^5; //1602 data/command selection pin uint t; uchar input...; 51新手 51mcu

Simple head mounted LCD information display: Wearable devices are a hot development trend now. With the miniaturization and low power consumption of electronic devices, they will become more and more popular. RL78 is a very advanced MCU. Its ext...; lcdi Renesas Electronics MCUs

I would like to ask about the interrupt service subroutine ISR: I saw on the Internet that ISR cannot have return values and parameters, but in the ISR of wince, the OEMInterruptHandle() function has both return values and parameters. This OEMInterruptHandle funct...; 核桃佳子 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components