EP9317 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EP9317

EP9317: Description14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines; Categorylogic logic; File Size36KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EP9317 Overview

14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines

EP9317 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	PCA Electronics Inc.
Parts packaging code	DIP
package instruction	LOW PROFILE, DIP-14/8
Contacts	14/8
Reach Compliance Code	compli
Other features	MAX RISE TIME CAPTURED
series	TTL
Input frequency maximum value (fmax)	13.3333 MHz
JESD-30 code	R-PDIP-T8
JESD-609 code	e0
Logic integrated circuit type	ACTIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	75 mA
programmable delay line	NO
Prop。Delay @ Nom-Su	75 ns
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	75 ns
width	7.62 mm

Preview

Download Datasheet

View All

14 Pin DIP 5 Tap Low-Profile TTL Compatible

Active Delay Lines

TAP DELAYS

±5% or ±2 nS†

5, 10, 15, 20

6, 12, 18, 24

7, 14, 21, 28

8, 16, 24, 32

9, 18, 27, 36

10, 20, 30, 40

12, 24, 36, 48

15, 30, 45, 60

20, 40, 60, 80

25, 50, 75, 100

30, 60, 90, 120

35, 70, 105, 140

40, 80, 120, 160

45, 90, 135, 180

50, 100, 150, 200

60, 120, 180, 240

70, 140, 210, 280

†

Whichever is greater.

TOTAL DELAYS

±5% or ±2 nS†

100

125

150

175

200

225

250

300

350

PART

NUMBER

EP9300

EP9313

EP9314

EP9315

EP9316

EP9301

EP9311

EP9317

EP9302

EP9319

EP9303

EP9320

EP9304

EP9321

EP9305

EP9306

EP9307

TAP DELAYS

±5% or ±2 nS†

80, 160, 240, 320

84, 168, 252, 336

88, 176, 264, 352

90, 180, 270, 360

94, 188, 282, 376

100, 200, 300, 400

110, 220, 330, 440

120, 240, 360, 480

130, 260, 390, 520

140, 280, 420, 560

150, 300, 450, 600

160, 320, 480, 640

170, 340, 510, 680

180, 360, 540, 720

190, 380, 570, 760

200, 400, 600, 800

TOTAL DELAYS

±5% or ±2 nS†

400

420

440

450

470

500

550

600

650

700

750

800

850

900

950

1000

PART

NUMBER

EP9308

EP9318

EP9322

EP9309

EP9323

EP9310

EP9330

EP9324

EP9331

EP9325

EP9329

EP9326

EP9332

EP9327

EP9333

EP9328

Delay times referenced from input to leading edges at 25°C, 5.0V, with no load.

DC Electrical Characteristics

Parameter

Test Conditions

VOH

VOL

VIK

IIH

IIL

IOS

High-Level Output Voltage

Low-Level Output Voltage

Input Clamp Voltage

High-Level Input Current

Low-Level Input Current

Short Circuit Output Current

V CC = min. VIL = max. IOH = max

V CC = min. VIH = min. I OL= max

V CC = min. II = IIK

V CC = max. VIN = 2.7V

V CC = max. VIN = 5.25V

V CC = max. VIN = 0.5V

V CC = max. VOUT = 0.

(One output at a time)

V CC = max. VIN = OPEN

V CC = max. VIN = 0

≤

500 nS (0.75 to 2.4 Volts)

Td > 500 nS

V CC = max. VOH = 2.7V

V CC = max. VOL = 0.5V

Schematic

Min Max Unit

2.7

0.5

-1.2

1.0

-2

-100

µA

VCC

OUTPUT

-40

INPUT 1

ICCH High-Level Supply Current

ICCL Low-Level Supply Current

TRO Output Rise Time

Fanout High-Level Output

Fanout Low-Level Output

20 TTL LOAD

10 TTL LOAD

7 GROUND

Recommended

Operating Conditions

VCC

VIH

VIL

IIK

IOH

IOL

PW*

Supply Voltage

High-Level Input Voltage

Low-Level Input Voltage

Input Clamp Current

High-Level Output Current

Low-Level Output Current

Pulse Width of Total Delay

Duty Cycle

Operating Free-Air Temperature

Package Dimensions

Min

4.75

2.0

Max

5.25

0.8

-18

-1.0

Unit

°C

.200

White Dot

Pin#1

PCA

EP93XX

Date Code

.300

.280

Max.

-55

+125

.100

*These two values are inter-dependent.

.780 Max.

.165

Max.

.015

Typ.

.010

Typ.

.365

Max.

Input Pulse Test Conditions @ 25° C

EIN

TRI

PRR

VCC

Pulse Input Voltage

Pulse Width % of Total Delay

Pulse Rise Time (0.75 - 2.4 Volts)

Pulse Repetition Rate @ Td

≤

200 nS

Pulse Repetition Rate @ Td > 200 nS

Supply Voltage

3.2

110

2.0

1.0

100

5.0

Unit

Volts

MHz

KHz

Volts

.100 Min.

.020

Typ.

DSD93XX Rev. A 2/5/96

QAF-CSO1 Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

DC motor armature series resistance start debugging circuit 2

5V power supply circuit diagram with minimal peripheral components

TA7269P audio IC circuit diagram

NOT gate circuit with clamping diode output

Another simple method of measuring wire continuity

Telephone and fax machine protection circuit circuit diagram

Show off my dongle board made with DA14683^_^: [b][color=#5E7384]This content is originally created by [size=3]懒猫爱飞[/size], a user of EEWORLD forum. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and...; 懒猫爱飞 RF/Wirelessly

There are so many things about capacitors in PCB technology!: [align=left][color=rgb(62, 62, 62)]Capacitors can generally be divided into ordinary capacitors without polarity and electrolytic capacitors with polarity. Ordinary capacitors are divided into fixed c...; mwkjhl Energy Infrastructure?

Newbie help with AD7745 issue: I want to measure the capacitance of a capacitive sensor, so I bought an AD7745. I was shocked when I bought it. I found that the chip is very small and it is difficult to solder it by hand. I would l...; 琉璃球 ADI Reference Circuit

Discussion on the problem caused by FPGA IO output signal resetting DSP and ARM circuit: Yesterday, when we were designing an FPGA board, we found an FPGA output reset circuit as follows:FPGA IO outputs TTL level. Now it is found that ARM and DSP work unreliably and there is a problem of ...; eeleader FPGA/CPLD

Request UJ7108 Datasheet: I have a broken multimeter (DT9808), which uses the UM7108 chip. Does anyone have information about it? Can you share it?...; huchuan987 Test/Measurement

How to use Keil simulation to see 4-way pwm, how to set the time, can clearly see the duty cycle, the screenshot effect is better!: How to use Keil simulation to see 4-way pwm, how to set the time, can clearly see the duty cycle, the screenshot effect is better!...; dongxinwanwu Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components