EP9430-18 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EP9430-18

EP9430-18: Description14 Pin DIP Single Output TTL Compatible Active Delay Lines; Categorylogic logic; File Size13KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EP9430-18 Overview

14 Pin DIP Single Output TTL Compatible Active Delay Lines

EP9430-18 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14/4
Reach Compliance Code	compli
Other features	MAX RISE TIME CAPTURED
series	TTL
Input frequency maximum value (fmax)	55.5556 MHz
JESD-30 code	R-XDIP-T4
JESD-609 code	e0
Logic integrated circuit type	ACTIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	75 mA
programmable delay line	NO
Prop。Delay @ Nom-Su	18 ns
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	18 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

14 Pin DIP Single Output TTL Compatible Active Delay Lines

TIME DELAYS

(nS)

±5% or ±2 nS†

†Whichever

is greater.

PART

NUMBER

EP9430-5

EP9430-6

EP9430-7

EP9430-8

EP9430-9

EP9430-10

EP9430-11

EP9430-12

EP9430-13

EP9430-14

EP9430-15

EP9430-16

EP9430-17

EP9430-18

EP9430-19

EP9430-20

EP9430-21

EP9430-22

TIME DELAYS

(nS)

±5% or ±2 nS†

100

PART

NUMBER

EP9430-23

EP9430-24

EP9430-25

EP9430-30

EP9430-35

EP9430-40

EP9430-45

EP9430-50

EP9430-55

EP9430-60

EP9430-65

EP9430-70

EP9430-75

EP9430-80

EP9430-85

EP9430-90

EP9430-95

EP9430-100

TIME DELAYS

(nS)

±5% or ±2 nS†

125

150

175

200

225

250

275

300

350

400

500

600

700

800

900

1000

PART

NUMBER

EP9430-125

EP9430-150

EP9430-175

EP9430-200

EP9430-225

EP9430-250

EP9430-275

EP9430-300

EP9430-350

EP9430-400

EP9430-500

EP9430-600

EP9430-700

EP9430-800

EP9430-900

EP9430-1000

Delay Times referenced from input to leading edges at 25°C, 5.0V, with no load.

DC Electrical Characteristics

Parameter

Test Conditions

VOH

VOL

VIK

IIH

IIL

IOS

ICCH

ICCL

TRO

High-Level Output Voltage

Low-Level Output Voltage

Input Clamp Voltage

High-Level Input Current

Schematic

Min

Max Unit

0.5

-1.2

µA

1.0

-2

-100

20 TTL LOAD

10 TTL LOAD

8 OUTPUT

VCC = min. VIL = max. I OH = max 2.7

VCC = min. VIH = min. I OL= max

VCC = min. II = IIK

VCC = max. VIN = 2.7V

VCC = max. VIN = 5.25V

Low-Level Input Current

VCC = max. VIN = 0.5V

Short Circuit Output Current VCC = max. VOUT = 0.

-40

High-Level Supply Current VCC = max. VIN = OPEN

Low-Level Supply Current

VCC = max. VIN = 0

Output Rise Time

≤

500 nS (0.75 to 2.4 Volts)

Fanout High-Level Output

VCC = max. VOH = 2.7V

Fanout Low-Level Output

VCC = max. VOL = 0.5V

VCC

INPUT 1

7 GROUND

Recommended

Operating Conditions

VCC

VIH

VIL

IIK

IOH

IOL

PW*

Supply Voltage

High-Level Input Voltage

Low-Level Input Voltage

Input Clamp Current

High-Level Output Current

Low-Level Output Current

Pulse Width of Total Delay

Duty Cycle

Operating Free-Air Temperature

Package Dimensions

Min

4. 75

2.0

Max

5.25

0.8

-18

-1.0

Unit

°C

White Dot

Pin#1

PCA

EP9430-5

Date Code

.280

Max.

+70

.780 Max.

.250

Max.

.020

.040

.150 Typ.

.600

.365

Max.

.010

Typ.

*These two values are inter-dependent.

Input Pulse Test Conditions @ 25° C

EIN

TRI

PRR

VCC

Pulse Input Voltage

Pulse Width % of Total Delay

Pulse Rise Time (0.75 - 2.4 Volts)

Pulse Repetition Rate @ Td

≤

200 nS

Pulse Repetition Rate @ Td > 200 nS

Supply Voltage

3.2

110

2.0

1.0

100

5.0

Unit

Volts

MHz

KHz

Volts

.020

Typ.

DSD9430 Rev. A 2/5/96

QAF-CSO1 Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

Battery Charger Voltage Detection Relay Circuit

Positive peak detector circuit diagram B

Simple battery charging circuit diagram

thermostat circuit

Spike Peak Voltage Measurement Circuit

Suopu induction cooker circuit diagram

Work experience that can save you 10 years of hard work: First: Don't think that staying in the comfort zone of the mind is forgivable. Everyone has a comfort zone, in which they are very self-centered, unwilling to be disturbed, unwilling to be pushed, unw...; wanggq FPGA/CPLD

How do I control the phase of 9B92 PWM?: The situation is like this. I have a 9B92 development board and want to use two PWM generators to generate four PWM waves. The two PWM waves generated by each PWM are inverted, and the PWM waves betwe...; nail26 Microcontroller MCU

Is this the quality of Chinese auto parts suppliers?: Is it because the technical level of our Chinese auto parts is somewhat behind the advanced technology that leads to the poor attitude and quality of the exhibitors in these Chinese auto parts venues?...; babbage Automotive Electronics

【Competition Information】Document download: RSL 10_add profiles & RSL 10_IDE_installation: Friends, engineers from ON Semiconductor have provided two Chinese documents. Friends who need them can download them.rsl10_add profiles【Add profile or services】rsl10_IDE_installation【IDE installation...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

Experience on UCOS semaphore implementation: 1. The semaphore implementation of Ucos is relatively simple. The simplicity here refers to the fact that the code is easy to read and understand. In simple terms, it is necessary to implement the sem...; wstrom Real-time operating system RTOS

Usage of WRITE_PORT_UCHAR: VOID WRITE_PORT_UCHAR( PUCHAR Port, UCHAR Value ); When calling this function, what data will be read (from which port is the data obtained, and which address line is it)? How does the port parameter ...; gaoshideng Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components