EP9445-75 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EP9445-75

EP9445-75: Description16 Pin DIL 5 Tap 10K ECL Compatible Active Delay Lines; Categorylogic logic; File Size16KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EP9445-75 Overview

16 Pin DIL 5 Tap 10K ECL Compatible Active Delay Lines

EP9445-75 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	PCA Electronics Inc.
Parts packaging code	DIP
package instruction	DIP-16/9
Contacts	16/9
Reach Compliance Code	compli
Other features	TAP TO TAP DELAY TOL. [NS] VARIES; MAX RISE TIME CAPTURED
series	10K
Input frequency maximum value (fmax)	0.888889 MHz
JESD-30 code	R-XDIP-T9
JESD-609 code	e0
Logic integrated circuit type	ACTIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	1
Number of taps/steps	5
Number of terminals	9
Maximum operating temperature	80 °C
Minimum operating temperature	-30 °C
Output characteristics	OPEN-EMITTER
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	50 mA
programmable delay line	NO
Prop。Delay @ Nom-Su	75 ns
Certification status	Not Qualified
Maximum seat height	6.985 mm
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	ECL
Temperature level	COMMERCIAL EXTENDED
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	75 ns
width	7.62 mm

Preview

Download Datasheet

View All

16 Pin DIL 5 Tap 10K ECL Compatible Active Delay Lines

TAP 1

nS ±5%

3.0 Typ†

3.0 Typ

4 ± 1.0

5 ± 1.0

6 ± 1.0

8 ± 1.0

10 ± 1.0

15 ± 1.5

20 ± 2.0

30 ± 2.0

100

120

140

160

180

200

TAP 2

nS ±5%

4 ± 0.3

5 ± 0.5

6 ± 0.5

8 ± 0.5

10 ± 1.0

12 ± 1.0

16 ± 1.5

20 ± 2.0

30 ± 2.0

100

120

140

160

180

200

240

280

320

360

400

TAP 3

nS ±5%

5 ± 0.3

7 ± 0.5

9 ± 0.5

12 ± 1.0

15 ± 1.5

18 ± 1.5

24 ± 2.0

30 ± 2.0

120

150

180

210

240

270

300

360

420

480

520

600

TAP 4

nS ±5%

6 ± 0.3

9 ± 0.5

12 ± 1.0

16 ± 1.5

20 ± 2.0

24 ± 2.0

32 ± 2.0

120

160

200

240

280

320

360

400

480

560

640

720

800

OUTPUT

nS ±5%

7 ± 0.3

11 ± 0.5

15 ± 1.5

20 ± 2.0

25 ± 2.0

30 ± 2.0

100

150

200

250

300

350

400

450

500

600

700

800

900

1000

RISE TIME

nS MAX

PART

NUMBER

EP9445-7

EP9445-11

EP9445-15

EP9445-20

EP9445-25

EP9445-30

EP9445-40

EP9445-50

EP9445-75

EP9445-100

EP9445-150

EP9445-200

EP9445-250

EP9445-300

EP9445-350

EP9445-400

EP9445-450

EP9445-500

EP9445-600

EP9445-700

EP9445-800

EP9445-900

EP9445-1000

Delay time measured at - 1.3V, no load

Delay times referenced from input to leading edges

†Inherent delay

Rise time output measured from 20% to 80%

Output terminated (externally) with 50Ω to - 2.0Vdc

DC Electrical Characteristics

Parameter

*Test Conditions

VOH

VOHT

VOLT

VOH

IIH

IIL

IEE

High-Level Output Voltage

High-Level Output Threshold

Voltage

Low-Level Output Threshold

Voltage

Low-Level Output Voltage

High-Level Input Current

Low-Level Input Current

VEE Supply Current

VIL = Min

Schematic

Min Max Unit

-960

-980

-1630

-1650

265

0.5

VEE

VIH = Max

VIL = Min

µA

1, 16

* (VCC1 = VCC2 = GRD, V = -5.2V ± 0.01V, Output Loading with 50Ω to -2.0V ± 0.01V)

Recommended

Operating Conditions

Min

VEE

VCC

VIH

VIHT

VILT

VIL

PW*

Supply Voltage (Negative)

Circuit Ground (Pins 1 and 16)

HIgh-Level Input Voltage

High-Level Input Threshold Voltage

Low-Level Input Threshold Voltage

Low-Level Input Voltage

Pulse Width of Total Delay

Duty Cycle

Operating Free-Air Temperature

4.94

-980

Package Dimensions

Max

5.46

-1105

-1475

-1630

300

-30

+80

Unit

°C

White Dot

Pin#1

PCA

EP9445-7

Date Code

.800 Max.

.275

Max.

.010 x .018

.100

.020

.040

.130 Typ.

.300

.400

Max.

*These two values are inter-dependent.

Input Pulse Test Conditions @ 25° C

VIN

TRI

PRR

VEE

Pulse Input Voltage

Pulse Width of Total Delay

Pulse Rise Time (20% to 80%)

Pulse Spacing

Supply Voltage

-1.0V (-0.75 to -1.75V)

3x Total Delay

2 nS

10x Total Td

-5.2V

QAF-CSO1 Rev. B 8/25/94

DSD9445 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

Lithium battery charger circuit

Music test pen circuit

BCD-Binary number conversion circuit diagram

Low voltage lamp timing flashing circuit

810 computer motherboard circuit diagram_31

Motorcycle alarm circuit diagram

Is there anyone who is good at programming SD controller? Please give me some advice.: I want to know the workflow of an SD card device that works through an SD card reader (identified by the system as a removable storage device). Does the SD card device need to maintain its own file sy...; donote Embedded System

Windows driver development QQ group: I am currently researching Network Driver. For the convenience of discussion, I have created a new QQ group: 14945449. Welcome to join~...; heljean Embedded System

Today at 10:00 AM, we will present a live broadcast with prizes: Introduction to the deep learning platform based on TI Jacinto: Award-winning live broadcast: Introduction to the deep learning platform based on TI JacintoClick here to enter the live broadcastLive broadcast time March 23, 10:00-11:30amLive Topic Introduction to ...; EEWORLD社区 TI Technology Forum

About 9263 LCD driver problem: 1. I changed the LCD driver registry in the BSP of the microcontroller (the screen is 240X320) (to 640X480). When the BPP is changed to 18 (i.e. 24 bits), data abort occurs, while the default value of...; 532250972 Embedded System

Differences between FPGA and DSP: [size=4][color=#000000]1. Structural features [/color][/size] [size=4][color=#000000]FPGA [/color][/size] [size=4][color=#000000]a. There are a large number of logic gates and triggers in the chip, mo...; Aguilera DSP and ARM Processors

Altium Designer 14 is out: [i=s]This post was last edited by paulhyde on 2014-9-15 03:14[/i] Altium Designer 14 is out. I am a newbie again, haha ,In a word, it is easy to use. Domineering combination: Win8.1 + Keil ARM 5.0 + A...; paulhyde Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components