EPA249-60 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EPA249-60

EPA249-60: DescriptionACTIVE DELAY LINE, TRUE OUTPUT, DSO8; Categorylogic logic; File Size23KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EPA249-60 Overview

ACTIVE DELAY LINE, TRUE OUTPUT, DSO8

EPA249-60 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	PCA Electronics Inc.
Objectid	1491977040
Parts packaging code	DIP
package instruction	DIP-8
Contacts	8
Reach Compliance Code	compli
compound_id	5201692
Other features	MAX RISE TIME CAPTURED
series	TTL
Input frequency maximum value (fmax)	16.6667 MHz
JESD-30 code	R-PDIP-T8
JESD-609 code	e0
length	12.7 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	3
Number of taps/steps	1
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum supply current (ICC)	115 mA
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	60 ns
width	7.62 mm

Preview

Download Datasheet

View All

8 Pin Triple TTL Compatible Active Delay Lines

Delay Time

±5% or

±2nS†

DIP Part

Number

EPA249-5

EPA249-6

EPA249-7

EPA249-8

EPA249-9

EPA249-10

EPA249-11

EPA249-12

EPA249-13

EPA249-14

EPA249-15

EPA249-16

EPA249-17

EPA249-18

EPA249-19

EPA249-20

EPA249-21

EPA249-22

SMD-G Part

Number

EPA249G-5

EPA249G-6

EPA249G-7

EPA249G-8

EPA249G-9

EPA249G-10

EPA249G-11

EPA249G-12

EPA249G-13

EPA249G-14

EPA249G-15

EPA249G-16

EPA249G-17

EPA249G-18

EPA249G-19

EPA249G-20

EPA249G-21

EPA249G-22

SMD-J Part

Number

EPA249J-5

EPA249J-6

EPA249J-7

EPA249J-8

EPA249J-9

EPA249J-10

EPA249J-11

EPA249J-12

EPA249J-13

EPA249J-14

EPA249J-15

EPA249J-16

EPA249J-17

EPA249J-18

EPA249J-19

EPA249J-20

EPA249J-21

EPA249J-22

Delay Time

±5% or

±2nS†

100

DIP Part

Number

EPA249-23

EPA249-24

EPA249-25

EPA249-30

EPA249-35

EPA249-40

EPA249-45

EPA249-50

EPA249-55

EPA249-60

EPA249-65

EPA249-70

EPA249-75

EPA249-80

EPA249-85

EPA249-90

EPA249-95

EPA249-100

SMD-G Part

Number

EPA249G-23

EPA249G-24

EPA249G-25

EPA249G-30

EPA249G-35

EPA249G-40

EPA249G-45

EPA249G-50

EPA249G-55

EPA249G-60

EPA249G-65

EPA249G-70

EPA249G-75

EPA249G-80

EPA249G-85

EPA249G-90

EPA249G-95

EPA249G-100

SMD-J Part

Number

EPA249J-23

EPA249J-24

EPA249J-25

EPA249J-30

EPA249J-35

EPA249J-40

EPA249J-45

EPA249J-50

EPA249J-55

EPA249J-60

EPA249J-65

EPA249J-70

EPA249J-75

EPA249J-80

EPA249J-85

EPA249J-90

EPA249J-95

EPA249J-100

†Whichever

is greater.

Delay Times referenced from input to leading edges at 25°C, 5.0V, with no load.

DIP Package

PCA

EPA249-5

Date Code

WHITE DOT

PIN#1

.500

MAX

.250

MAX

.020

TYP

.020

TYP

.120 MIN

.365

MAX

.010

TYP

.280

MAX

DC Electrical Characteristics

Parameter

Test Conditions

V OH

V OL

V IK

I IH

High-Level Output Voltage

Low-Level Output Voltage

Input Clamp Voltage

High-Level Input Current

Min Max Unit

0.5

-1.2V

1.0

-2

-100

µA

.100

TYP

VCC = min. VIL = max. IOH = max 2.7

VCC = min. VIH = min. I OL= max

VCC = min. II = IIK

VCC = max. VIN = 2.7V

VCC = max. VIN = 5.25V

I IL

Low-Level Input Current

VCC = max. VIN = 0.5V

I OS

Short Circuit Output Current VCC = max. VOUT = 0.

-40

(One output at a time)

I CCH High-Level Supply Current

VCC = max. VIN = OPEN

I CCL Low-Level Supply Current

VCC = max. VIN = 0

TRO Output Rise Time

Fanout High-Level Output

VCC = max. VOH = 2.7V

Fanout Low-Level Output

VCC = max. VOL = 0.5V

115

20 TTL LOAD

10 TTL LOAD

SMD-G Package

.055

PCA

EPA249G-5

Date Code

WHITE DOT

PIN#1

.500

MAX

.250

MAX

.02

.100

.01

TYP

.280

MAX

Suggested Solder

.410

Pad Layout

Recommended

Operating Conditions

VCC

VIH

VIL

I IK

I OH

I OL

PW*

*These two values are inter-dependent.

Min

4.75

2.0

Max

5.25

0.8

-18

-1.0

Unit

°C

.100

.03

Supply Voltage

High-Level Input Voltage

Low-Level Input Voltage

Input Clamp Current

High-Level Output Current

Low-Level Output Current

Pulse Width of Total Delay

Duty Cycle

Operating Free-Air Temperature

+70

.05

.300

Input Pulse Test Conditions @ 25° C

SMD-J Package

.055

PCA

EPA249J-5

Date Code

WHITE DOT

PIN#1

.280 Suggested Solder

MAX

Pad Layout

.320

Unit

3.2

110

2.0

1.0

5.0

Volts

MHz

Volts

EIN

TRI

PRR

VCC

Pulse Input Voltage

Pulse Width % of Total Delay

Pulse Rise Time (0.75 - 2.4 Volts)

Pulse Repetition Rate

Supply Voltage

.500

MAX

.025

.045

.100

.03

Schematic

VCC

4 GROUND

QAF-CSO1 Rev. B 8/25/94

.250

MAX

.02

DSA249

Rev. A 2/5/96

.100

.300

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

Power amplifier circuit with frequency equalization

Battery charge regulator circuit diagram

Simple DC triple voltage circuit

Phase-lag RC phase-shifted oscillator circuit

Power line current detection circuit circuit diagram

Chinese menu phone chip circuit

There are breakpoint issues encountered in AXD and MULTIICE simulations: I have a board connected to MULIICESERVER. The BIOS has been burned into the NORFLASH of the board. I am using AXD to debug. I used LOAD to download the debug image .AXF file into the board. Why can I...; yaowenqiang Embedded System

LPC11C14 chip uart receiving interrupt problem: I use Uart serial port interrupt mode to receive data on LPC11C14 chip. The FIFO interrupt trigger byte number is set to 4 bytes. I use serial port assistant on PC to send 5 characters of "hello". LPC...; xcyhere NXP MCU

How to divide nandflash into two fat areas?: I am currently using a Freescale m31+ce5.0 system. After modifying the hive registry, the 512MB nand flash now has a fat partition, and the nand flash disk can be seen after the system starts. I now w...; dfx168 Embedded System

Experts tell us how to make a good FPGA: Da Xia: I have always wanted to make FPGA. I have read a lot of books, but I am still confused. Because most of them are simple examples, and some are a little more complicated. But I always feel that...; heningbo FPGA/CPLD

EVC connection error.: I copied the printer USB program under PB to a folder. Use EVC4 to create a dll project. And include these CH files and set the path. The compilation and connection errors are as follows: Creating lib...; whbahx Embedded System

BMS management chip BQ79606A-Q1 chip temperature sampling consultation: The return value of the DEV_STAT register of BQ79606A-Q1 is abnormal. The GPIO is configured as temperature sensing mode, and the data read from each GPIO is very different. Please guide!!!...; Alic Automotive Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components