54122-106-55-1450R datasheet, PDF

54122-106-55-1450R: DescriptionBoard Connector, 110 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-106-55-1450R Overview

Board Connector, 110 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	305989717
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.571 inch
body length	5.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	110

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

TMS320C6678 Development Routine User Manual Study 5: 3.4.2 Hardware Test (Disable Cache and Use Cache) Modify the code in the main.c file to select the hardware test mode, as shown in the following figure: After recompiling, use the emulator to connect ...; 火辣西米秀 Microcontroller MCU

The process of WEBENCH design +12V power supply circuit design generation: Previous designs were basically completed based on buck devices. This time I tried the solution of 5V to 12V. Let's see how it works. Requirements: input 5V-9V, output current <=0.5A Enter the relevan...; lonerzf Analogue and Mixed Signal

【Recruitment】FPGA Developer (Suzhou Industrial Park): Job Description: 1. Complete FPGA programming, debugging and subsequent maintenance work according to customer needs 2. Engage in drawing embedded schematics Job Requirements: 1. Proficient in VHDL an...; gufudao FPGA/CPLD

SSDs Maintain Data Integrity: Read Retry: Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2...; 白丁 FPGA/CPLD

If you are interested in wireless, please contact me: I am in the wireless field. If you are interested, please contact me at QQ: 472230383...; 古木寒 Embedded System

Seeking the test standard for constant pressure audio broadcasting: [font=楷体, 楷体_GB2312][size=6][color=#2e8b57][b]I would like to obtain a copy of the test standard for constant-pressure audio broadcasting, UIC-568 "Railway Passenger Car Audio Equipment"[/b][/color][/...; shaorc Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components