EEWORLDEEWORLDEEWORLD

Part Number

Search

VG7050ECN

Description
Programmable Voltage Controlled Oscillator (VCXO)
File Size407KB,3 Pages
ManufacturerEPSON
Websitehttp://www.epsondevice.com
Download Datasheet View All

VG7050ECN Overview

Programmable Voltage Controlled Oscillator (VCXO)

Crystal oscillator
Product Number (please contact us)
Programmable Voltage Controlled Oscillator (VCXO)
OUTPUT: LV-PECL
X1G004561xxxx00
VG7050ECN
:
50 MHz to 800 MHz
-9
(Tuning resolution: 2.2 ~ 2.8 x 10 )
Supply voltage
:
2.5 V / 3.3 V
External dimensions
:
7.0 × 5.0 × 1.5 mm (10 pins)
-6
Absolute Pull Range
:
±0 to ±180 x 10 (12 steps selectable)
Features
2
User-specified four startup frequency, APR and 7-bit I C address
2
User Programming
:
I C Interface
Low jitter PLL technology
Applications
SONET/SDH, OTN, GbE, Fibre Channel
Frequency range
Actual size
Specifications (characteristics)
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature
Frequency tolerance *1
Current consumption
Disable current
Absolute pull range
Control voltage tuning range
Frequency change polarity
Symmetry
Output voltage
Output load condition
Input voltage
Rise time / Fall time
Start-up time
Symbol
f
0
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
APR
Vc
-
SYM
V
OH
V
OL
L_ECL
V
IH
V
IL
t
r
/t
f
t_str
Specifications
50 MHz to 800 MHz
D: 2.5 V ± 0.125 V, C: 3.3 V ± 0.33 V
-55 ºC to +125 ºC
-40 ºC to +85 ºC
-6
±50 × 10 Max.
90 mA Max.
40 mA Max.
70 mA Max.
-6
±0 to ±180 x10
-6
±0 to ±180 x10
0 to V
CC
Positive slope
45 % to 55 %
V
CC
-1.025 V Min.
V
CC
-1.62 V Max.
50
70% V
CC
Min.
30% V
CC
Max.
400 ps Max.
10 ms Max.
Conditions / Remarks
2
It can be changed by I C
Storage as single product
Includes frequency aging (10 years)
OE Active, L_ECL=50
OE Inactive, Output Standby: Hi-Z mode
OE Inactive, Output Standby: Fix mode
V
C
= 1.65 V ± 1.35 V (V
CC
= 3.3 V)
V
C
= 1.25 V ± 1.00 V (V
CC
= 2.5 V)
0 to V
CC
At outputs crossing point
DC characteristics
Termination to V
CC
- 2.0 V
OE, FSEL0, FSEL1, SDA and SCL
Between 20% and 80% of (V
OH
-V
OL
)
Time at minimum supply voltage to be 0 s
*1 Frequency tolerance includes initial frequency tolerance, temperature variation, supply voltage change, reflow drift and 10 years aging at +25 ºC.
Product name
(Standard form)
VG7050 ECN SM20xxxx C J G H P Z
④ ⑤ ⑥ ⑦ ⑧ ⑨
①Model
②Output
(E: LV-PECL)
③Parameter
Designator (VG7050ECN: SM20xxxx)
④Supply
voltage (C: 3.3 V Typ., D: 2.5 V Typ.)
-6
⑤Frequency
tolerance (J: ±50 × 10 )
⑥Operating
temperature (G: -40 ~ +85°C)
⑦OE
Function (H: Active High, L: Active Low)
⑧Absolute
Pull Range (P: Programmable)
⑨Output
Standby Type (F: Fix (OUT=”L”, OUTN=”H”), Z: High-Z)
Phase Jitter
Offset Frequency
12 kHz to 20 MHz
20 kHz to 50 MHz
50 kHz to 80 MHz
125.00 MHz
0.30 ps
0.30 ps
0.29 ps
156.25 MHz
0.26 ps
0.27 ps
0.27 ps
250.00 MHz
0.26 ps
0.27 ps
0.27 ps
425.00 MHz
0.25 ps
0.26 ps
0.26 ps
622.08 MHz
0.26 ps
0.27 ps
0.27 ps
669.33 MHz
0.26 ps
0.27 ps
0.27 ps
794.73 MHz
0.26 ps
0.27 ps
0.27 ps
Phase jitter
*2
Typ.
*2
In order to achieve optimum jitter performance, it is recommended that the capacitor (0.1
μF
+ 10
μF)
between V
CC
and GND pin should be placed as close to the V
CC
pin
as possible.
Multisim simulation program, can be used directly (RC low-pass simulation circuit and voltage decay simulation circuit)
[i=s]This post was last edited by bqgup on 2018-11-19 20:09[/i]...
bqgup Creative Market
There are some tips for isolated buck converter layout (transferred)
Synchronous buck converters have been proven as isolated bias supplies in the communications and industrial markets. The isolated buck converter, or Fly-Buck converter as it is commonly called, uses a...
qwqwqw2088 Analogue and Mixed Signal
Can you help me analyze why my Ulink2 is broken?
My ULink2 suddenly broke down after using it for a while. The phenomenon is as follows:After plugging in the target board, the communication between Ulink2 and PC was cut off.The information related t...
hahatoday stm32/stm8
A good book for FPGA enthusiasts, a complete guide to FPGA development
Share this book with everyone, I hope everyone will have a happy study!...
zhuizhu12345 FPGA/CPLD
Women's football wins!!!
On the afternoon of April 13, in the second round of the Tokyo Olympic Women's Football Asian Qualifiers, after overtime, the Chinese women's football team tied with the South Korean women's football ...
eric_wang Talking
How to modify the default transmission power of CC2530 Zstack-2.4.0-1.4.0
After ZSTACk was upgraded to 2.4.0, the method of modifying the default transmit power has changed. Some friends hope to change the default transmit power of CC2530 to the maximum. Here is my own impl...
kata RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1717  1492  2397  1070  1313  35  31  49  22  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号