EEWORLDEEWORLDEEWORLD

Part Number

Search

2SC4706_2015

Description
Silicon NPN Power Transistors
File Size76KB,4 Pages
ManufacturerJinmei
Websitehttp://www.jmnic.com/
Download Datasheet Compare View All

2SC4706_2015 Overview

Silicon NPN Power Transistors

JMnic
Product Specification
Silicon NPN Power Transistors
2SC4706
DESCRIPTION
・With
TO-3PN package
・High
voltage switching transistor
APPLICATIONS
・For
switching regulator and general
purpose applications
PINNING
PIN
1
2
3
Base
Collector;connected to
mounting base
Emitter
Fig.1 simplified outline (TO-3PN) and symbol
DESCRIPTION
Absolute maximum ratings(Ta=
℃)
SYMBOL
V
CBO
V
CEO
V
EBO
I
C
I
CM
I
B
P
C
T
j
T
stg
PARAMETER
Collector-base voltage
Collector-emitter voltage
Emitter-base voltage
Collector current
Collector current-peak
Base current
Collector power dissipation
Junction temperature
Storage temperature
T
C
=25℃
CONDITIONS
Open emitter
Open base
Open collector
VALUE
900
600
7
14
28
7
130
150
-55~150
UNIT
V
V
V
A
A
A
W

2SC4706_2015 Related Products

2SC4706_2015 2SC4706_15
Description Silicon NPN Power Transistors Silicon NPN Power Transistors
【English-Chinese】Switch Node Ringing Control for Synchronous Buck Converters
I continue to share with you a great article from TI, written by Ryan Manack, an applications engineer at Texas Instruments. In a synchronous buck converter, high-speed switching field-effect transist...
德州仪器 Analogue and Mixed Signal
Who has the driver for SANSUNG FLASH K9K8G08 under 2440?
Does anyone have the driver for SANSUNG FLASH K9K8G08 under 2440? When I run to nk, it reports an exception for filesys.exe. I guess it's a driver problem?...
royalyuan Embedded System
How to call a module
[i]There are two modules, A and B. I want to call module A 8 times, then call module B 8 times, and then start from A again. How should I call them? [/i] [i]I am studying Verilog[/i]...
ruiquan765 FPGA/CPLD
Problems with FPGA Controlling DA
I was recently working on software radio, and I found a question when watching a demo of an M sequence generator. The demo was written like this: assign DAC_DB = {M_S,{13{~M_S}}}; where DAC_DB is a 14...
astwyg FPGA/CPLD
Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?
Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...
zw357234798 FPGA/CPLD
Design of Ethernet Controller Based on FPGA
I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...
楚楚动人 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1198  2750  705  1252  203  25  56  15  26  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号