54112-810-14-0800 datasheet, PDF

54112-810-14-0800: DescriptionBoard Connector, 14 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size67KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-810-14-0800 Overview

Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	304045072
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.315 inch
body length	0.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	14

PDM: Rev:G

STATUS:

Released

Printed: Feb 20, 2009

Cadence 16.5 ESpice Device Model Creation: I want to create a resistor exclusion ESpice Device Model in cadence 16.5. Can any experts tell me how to create it?...; aiangyy123 PCB Design

Data Acquisition Device Based on FPGA: [i=s] This post was last edited by paulhyde on 2014-9-15 08:59 [/i] FPGA-based data logger [[i] This post was last edited by open82977352 on 2009-7-31 11:37 [/i]]...; wangwei20060608 Electronics Design Contest

[Perf-V Evaluation] Exception (interrupt) handling of Hummingbird E203: The entry.S in sirv-e-sdk is related to exceptions (interrupts). To use the interrupt function, you must understand how to write an interrupt handler. The main contents of entry.S are as follows: #inc...; cruelfox FPGA/CPLD

100429ESD EMI EMC+ Design Tao Xianfang's latest Shenzhen conference speech materials: 100429ESD EMI EMC+ Design Tao Xianfang's latest Shenzhen conference speech materials...; 安_然 Analog electronics

How to generate the usbser.dll library in PB6?: I use PB6+VS2005 to build CE system. I found a problem. In common.bib; @CESYSGEN IF CE_MODULES_USBSER usbser.dll $(_FLATRELEASEDIR)\usbser.dll NK SHK ; @CESYSGEN ENDIF CE_MODULES_USBSER If I comment o...; liangmao Embedded System

Does anyone want to develop serial port, CAN, eboot, LCD driver for wince? Price is negotiable!: Is there anyone who wants to develop serial port, can, eboot, lcd driver under wince? Price is negotiable! QQ: 505522832...; zxqwork Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components