DROF-B25S-OJ-422 datasheet, PDF

DROF-B25S-OJ-422: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size326KB，5 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DROF-B25S-OJ-422 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Objectid	1157694418
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER, 0.318 FTPRINT
body width	0.494 inch
body length	2.088 inch
Body/casing type	PLUG
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DROF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	INSERT,JACKSCREW
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	15u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25
Evacuation force-minimum value	1.112 N

About the Timing Diagram: There are two symbols in this timing diagram that I don't understand. One is the two short vertical curves, and the other is the long curve. What do they mean?...; 超自然 FPGA/CPLD

STM32 flash operation: what causes power failure?: The function I want to achieve is to save the waveform and not lose it when the power is off. I store the sampled data in the flash, and then read the output without any problem, but after reset or po...; 雨夏 stm32/stm8

Verilog task call: Although initial and always statements cannot appear in tasks, task call statements can beused in initial and always statements. The syntax is as follows:task_id[(port 1, port 2, ........, port N)];wh...; zxopenljx FPGA/CPLD

EEWORLD University ---- RT-Thread Studio: RT-Thread Studio : https://training.eeworld.com.cn/course/5638RT-Thread Studio is a one-stop RTT development tool that makes IoT development simple and efficient through an easy-to-use graphical confi...; EE大学堂 MCU

Is there something wrong with the EVC I installed?: Why can't I select the CPU type when I start EVC to create a new project? All CPU types are grayed out? Also, when I click Tools->Options->Directories, the program exits abnormally? Why is this?...; wolv Embedded System

Dual-mode computer design issues: I want to design a dual-mode computer system, mainly used for physical isolation of internal and external networks, and sharing keyboards, mice, and monitors. The principle is described as follows: Tw...; zrb3338044 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components