DSF-A15P-J-033 datasheet, PDF - EEWORLD Datasheet

DSF-A15P-J-033: DescriptionD Type Connector, 15 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size244KB，4 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DSF-A15P-J-033 Overview

D Type Connector, 15 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Objectid	1225783457
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER
body width	0.494 inch
subject depth	0.315 inch
body length	1.541 inch
Body/casing type	RECEPTACLE
Contactor design	PREASSEM CONN
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	GRAY
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DSF
Plug contact pitch	0.108 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	JACKSCREW
Installation type	PANEL
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell material	THERMOPLASTIC
Terminal length	0.13 inch
Termination type	SOLDER LUG
Total number of contacts	15
Maximum wire diameter	20 AWG
Minimum wire diameter	20 AWG
Evacuation force-minimum value	1.112 N

SMS: What are the AT commands for powering on and off? Thanks!...; yangjie050322 Embedded System

DSP-Sitara premium courses are coming soon!: [font=楷体,楷体_GB2312][size=6][color=red] Let me tell you in advance that TI's premium course - DSP-Sitara will be online tomorrow! Are you ready to start learning? [/color]:victory: [/size][/font]...; maylove DSP and ARM Processors

What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...: Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...; kimi170 FPGA/CPLD

What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?: When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...; bigbat Domestic Chip Exchange

Design of large LED display system based on FPGA+MCU: The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...; Aguilera DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components