EEWORLDEEWORLDEEWORLD

Part Number

Search

DSF-C37P-K-133

Description
D Type Connector, 37 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle
CategoryThe connector    The connector   
File Size244KB,4 Pages
ManufacturerSingatron Enterprises Co
Download Datasheet Parametric View All

DSF-C37P-K-133 Overview

D Type Connector, 37 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle

DSF-C37P-K-133 Parametric

Parameter NameAttribute value
Objectid1225786273
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresFERRITE FILTER
body width0.494 inch
subject depth0.315 inch
body length2.729 inch
Body/casing typeRECEPTACLE
Contactor designPREASSEM CONN
Contact to complete cooperationAU ON NI
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialBRASS
contact modeSTAGGERED
Contact resistance8 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Filter functionYES
maximum insertion force2.502 N
Insulation resistance5000000000 Ω
Insulator colorGRAY
insulator materialGLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial numberDSF
Plug contact pitch0.108 inch
Match contact row spacing0.112 inch
Installation option 1#4-40
Installation option 2CLINCH NUT
Installation typePANEL
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Plating thicknessFLASH inch
Rated current (signal)5 A
GuidelineUL
reliabilityCOMMERCIAL
Shell materialTHERMOPLASTIC
Terminal length0.13 inch
Termination typeSOLDER LUG
Total number of contacts37
Maximum wire diameter20 AWG
Minimum wire diameter20 AWG
Evacuation force-minimum value1.112 N
A beginner was trapped by the garbage code of the development board for a whole night
I am using the AX309 development board from Heijin and I am a beginner in FPGA. Today I simulated the serial port routine in their tutorial. First, I had a problem simulating a simple clock divider mo...
lingking FPGA/CPLD
How long does it take for CPLD to execute a statement?
In Verilog, for example, always @(posedge clk) //CLK frequency is 125MHZ. 8ns period begin ... end How long does it take to execute each statement in begin end?...
mahn168 FPGA/CPLD
Please advise how to develop Driver under Win CE [or looking for part-time staff in Beijing]
I would like to ask how to develop a Dirver under Win CE. What is the development process and the technology used? I hope you can help me find some examples and related documents. I have an embedded p...
jim200503 Embedded System
I want to use 2262 or 2272 to make a remote control car. How can I make the car move forward and turn at the same time?
I want to use 2262, 2272 to make a remote control car, but this chip can only have one port output at the same time, so it cannot turn when moving forward. I don't know how to solve this problem. Plea...
zhangli7322 MCU
SinlinxA33 development board Linux platform bus device driver
1. What is the platform bus? [/size][/font][/color][/size][/font][/color][/align][align=left][color=#333333][font=微软雅黑][size=18px][color=rgb(94, 94, 94)][font=Verdana, Helvetica, Arial][size=13px]Comp...
babyking Embedded System
Communication issues of vehicle networking road test equipment
I recently followed my teacher to study the Internet of Vehicles project, and there is a key question. Since the roadside equipment is usually located at a high position and it is not convenient to us...
青城山下 Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 882  296  2398  577  1804  18  6  49  12  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号