DSF-E9P-J-112 datasheet, PDF - EEWORLD Datasheet

DSF-E9P-J-112: DescriptionD Type Connector, 9 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size244KB，4 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DSF-E9P-J-112 Overview

D Type Connector, 9 Contact(s), Male, 0.108 inch Pitch, Solder Lug Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Objectid	1225787496
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER
body width	0.494 inch
subject depth	0.315 inch
body length	1.213 inch
Body/casing type	RECEPTACLE
Contactor design	PREASSEM CONN
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	WHITE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DSF
Plug contact pitch	0.108 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	JACKSCREW
Installation type	PANEL
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.13 inch
Termination type	SOLDER LUG
Total number of contacts	9
Maximum wire diameter	20 AWG
Minimum wire diameter	20 AWG
Evacuation force-minimum value	1.112 N

Protocol ISO7637 all three volumes: After searching, I didn't find this information in this forum, so I shared it with you....; dontium Automotive Electronics

My opinion on blocking and non-blocking assignments in FPGA Verilog language: [size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...; Aguilera DSP and ARM Processors

[RVB2601 creative application development] lite LED controller: [i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...; iysheng XuanTie RISC-V Activity Zone

DM642 external SDRAM connection problem: The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...; ysulzw DSP and ARM Processors

EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security: CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...; dongcuipin Talking

Zhixin Zhaoge takes you to learn FPGA_100-day journey_digital tube design: [b]Zhixinzhaoge takes you to learn FPGA_100-day journey_digital tube design[/b][b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Dahuige0614[/size]. If you need to rep...; 大辉哥0614 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components