EEWORLDEEWORLDEEWORLD

Part Number

Search

D043R0J0.07

Description
Array/Network Resistor, Isolated, 0.25W, 3ohm, 200V, 5% +/-Tol, -250,250ppm/Cel, 2712
CategoryPassive components    The resistor   
File Size98KB,5 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

D043R0J0.07 Overview

Array/Network Resistor, Isolated, 0.25W, 3ohm, 200V, 5% +/-Tol, -250,250ppm/Cel, 2712

D043R0J0.07 Parametric

Parameter NameAttribute value
Objectid1189732910
package instructionSIP, 2712
Reach Compliance Codeunknown
ECCN codeEAR99
structureMiniature
Lead length3.5 mm
lead spacing1.7 mm
Manufacturer's serial numberRESISTOR(1.778MM)
Network TypeIsolated
Number of terminals4
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height5.08 mm
Package length6.834 mm
Package formSIP
Package width3 mm
Rated power dissipation(P)0.25 W
resistance3 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesRESISTOR(1.778MM)
size code2712
Temperature Coefficient-250,250 ppm/°C
Tolerance5%
Operating Voltage200 V
º Ä Í ø µ × Æ ÷
ñ ¤ Â ç ç è
T H I C K  F I L M  N E T W O R K    R E S I S T O R
厚膜½络电阻器
T H I C K    F I L M    N E T W O R K    R E S I S T O R
特 性 
        F E A T U R E S
小型化、高密度组装
电性½稳定,可靠性高
可得到不同电阻值组合
M ½ ½ ½ ½ ½ ½ ½ ½ ,  ½ ½ ½ ½  ½ ½ ½ ½ ½ ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ .
S ½ ½ ½ ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ ½ ½ ,  ½ ½ ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ ½ ½ ½ .
C ½ ½ ½ ½ ½ ½ ½ ½ ½ ½ ½  ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ ½  ½ ½ ½ ½ ½
½ ½ ½ ½ ½  ½ ½ ½  ½ ½ ½ ½ ½ ½ ½ ½ ½
订 货 方 式 
        H O W    T O    O R D E R
08
电路结构代码
C ½ ½ ½ ½ ½ ½ ½  C ½ ½ ½
F 
引脚数
N½½½½½ ½½
½½½½
电 阻 值 代 号1
R ½ ½ ½ ½ ½ ½ ½ ½ ½  V ½ ½ ½ ½  C ½ ½ ½  1
三½数(E—24系列):
前两½表示有效数字,  第三½
表示有效数字后零的个数
T½½½½ ½½½½½½ (E-24 ½½½½½½):
T½½ ½½½½½ ½½½ ½½½½½½ ½½½
½½½½½½½½½½½ ½½½½½½½ ½½½ 
½½½ ½½½½½ ½½½ ½½½½½½½ 
½½½½½½ ½½   ½½½½½.
电 阻 值 代 号 
R ½ ½ ½ ½ ½ ½ ½ ½ ½  V ½ ½ ½ ½  C ½ ½ ½  2
½表示A、B、C、D、G型产品
时,该部分无表示。
½表示E、F、H、T型产品时,
该部分表示法与“电阻值代号1”
相同。
W½½½ ½½ ½½ ½½½ ½½½½ ½½ A,B,C,
D ½½ G, ½½½½½ ½½ ½½ ½½½½.
W½½½ ½½ ½½ ½½½ ½½½½ ½½ E,F,H ½½
T, ½½½ ½½½½½½½½½½ ½½ ½½½½ ½½
“R½½½½½½½½½ 
 V½½½½ C½½½½”.
脚距代号
C½½½  ½½  ½½½  ½½½½½½½½
无表示
N ½    ½ ½ ½ ½
(0.07)
2.54½½
1.778½½
04 ̄14
电阻值误差精度代号
R½½½½½½½½½ T½½½½½½½½ C½½½
代  号
C½½½
误差精度
T½½½½½½½½
±1
±2
±5
≤5
0 ½Ω
结 构 图 和 外 ½ 尺 寸 
           
C O N S T R U C T I O N    A N D    D I M E N S I O N S
单 ½ 
  ½ ½ ½ ½ : ½ ½
代号
C½½½
½
常规尺寸
N½½½½½ ½½½½½½½½½
2 . 5 4×( ½ - 1 ) + 2 . 5 ½ ½ ½
A、B、C、D、
E、F、G、H
型 
  T ½ ½ ½
 
型 
T ½ ½ ½
½
½
½
½
½
½
3.00½½½
0 . 5 0±0 . 1
3 . 5 0±0 . 5
0 . 2 5±0 . 1
2 . 5 4×( ½ - 1 )±0 . 3
2 . 5 4±0 . 1
5.08½½½
8.50½½½
特殊尺寸
S½½½½½½ ½½½½½½½½½
1 . 7 7 8×( ½ - 1 ) + 1 . 5 ½ ½ ½
A、B、C、D、
E、F、G、H
型 
  T ½ ½ ½
T 
型 
T ½ ½ ½
3.00½½½
0 . 5 0±0 . 1
3 . 5 0±0 . 5
0 . 3 0±0 . 1
1 . 7 7 8×( ½ - 1 )±0 . 3
1 . 7 7 8±0 . 1
472J
½
J (跨接电阻
J½½½½½)
外包封 O½½½½ ½½½½½½½
导½ C½½½½½½½½
基片 C½½½½½½ ½½½½½½½½½
电阻½/保护层
R½½½½½½½½½/
P½½½½½½½½½ ½½½½½½½
引脚 L½½½ ½½½
注:½色点标记为第一脚
N½½½: T½½  ½½½½½  ½½½  ½½½½½  ½½½  ½½½½½  ½½½.
½
472
5.08½½½
8.50½½½
½
½ 
½
端1
½
½
端½
½
½ 
1
Comrades who use Altera's MAX2 series CPLDEPM570, come and take a look. You will get points if you give a small answer!
I'm working on something that uses Altera's MAX2 series CPLD EPM570. When I was drawing the circuit diagram, I found a problem. The components I found in the Altera component library omitted the power...
gdgaodeyong Embedded System
Using fiber optic transceivers to achieve long-distance networking
In previous engineering construction, a large number of fiber optic transceivers were used for networking. Xiangzi is quite familiar with this type of equipment. Therefore, based on the experience of ...
songbo RF/Wirelessly
What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?
What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?...
QWE4562009 Integrated technical exchanges
[Project source code] Static address alignment and dynamic address alignment of NIOS II custom IP core
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
Research on FFT Algorithm in Embedded Systems (Summary by the First Prize Winner of the National Electronic Design Competition)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:53[/i][align=left]This article is the author's summary after winning the first prize of the National Electronic Design Competition. Floating-...
xiangzi Electronics Design Contest
NRF24L01 assembler for 51
[i=s] This post was last edited by paulhyde on 2014-9-15 09:01 [/i] I don't know why it doesn't work on the hardware, so please take a look....
nandehutu586 Electronics Design Contest

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1865  2182  2078  1646  2596  38  44  42  34  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号