EEWORLDEEWORLDEEWORLD

Part Number

Search

38-RA12431200

Description
ALL DIMENSIONS IN MM [INCH]
File Size90KB,1 Pages
ManufacturerE-Switch
Websitehttp://www.e-switch.com
Download Datasheet View All

38-RA12431200 Overview

ALL DIMENSIONS IN MM [INCH]

SHEET 1 OF 1
(X)
SWITCH FUNCTION
POS. 1
13.00
[.512 in]
OFF
OPEN
PANEL CUTOUT
PANEL THICKNESS
0.75 - 1.25
1.25 - 2.00
2.00 - 3.00
(X) DIMENSION
19.2
19.4
19.6
POS. 2
21.00
[.827 in]
(ON)
1-1a
15.00
[.591 in]
(ON) = MOMENTARY
WHITE ACTUATOR
1
1a
6.00
`
.50
[.236
`
.020
in]
POS. 2
POS. 1
BLACK BODY
9.70
[.382 in]
CIRCUIT: SPST
NOTE:
1. DIMENSIONS IN MM [INCH]
2. GENERAL TOLERANCE: X.X =
±
0.4
2.00
X.XX =
±
0.25
[.079 in]
3. TERMINAL NUMBERS FOR REF ONLY
4. CONTACT MATERIAL: SILVER
5. CONTACT RATINGS:
17.40
`
.50
ANSI/UL 1054 AND CAN/CSA C22.2 NO. 55 (E194579): [.685
`
.020
in]
10A @ 125VAC [UR, cUR]
EN 61058-1:2002:
6(2)A 250V~
μ
1E4 T125/55 [ENEC14, SEMKO]
6. CONTACT RESISTANCE: 35mΩ MAX. @ 50VAC
7. INSULATION RESISTANCE: 100MΩ MIN. @ 500VAC
8. DIELECTRIC STRENGTH: 1,500VAC FOR 1 MINUTE
.80
9. ELECTRICAL LIFE: 6,000 CYCLES [UR, cUR]
[.031 in]
10,000 CYCLES [ENEC14, SEMKO]
10. OPERATING TEMPERATURE: -20°C TO 105°C [UR, cUR]
7.00
[.276 in]
-20°C TO 125°C [ENEC14, SEMKO]
11. DENOTES CRITICAL PARAMETER
12. 2002/95/EC (ROHS) COMPLIANT
11.60
[.457 in]
2.30
[.091 in]
1
1a
1
3.10
[.122 in]
12.00
[.472 in]
18.90
[.744 in]
12.90
[.508 in]
A
REV
20436
PCR NO
RELEASE FOR PRODUCTION
DESCRIPTION
1/30/12
DATE
BGL
BY
TITLE
SCALE
RA12431200
2:1
DATE
THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETARY
TO E-SWITCH AND IS NOT TO BE COPIED OR TRANSFERRED
1/30/2012
DR
BGL
38-RA12431200
DWG
REV
A
Should resistors be added when connecting the microcontroller to the FPGA using the I/O port?
I want to ask: I want to connect a Cypress CY7C68013A microcontroller to a Xilinx spartan 3E FPGA through an I/O port to complete the communication. When designing, do I need to connect a resistor to ...
bianji231 FPGA/CPLD
LPC54606
Is there any expert who has used 546xx series to control TFT_LCD? Please help me, thank you!!!...
呢茶普 ARM Technology
With the new version of AD smart board frame rules, you no longer need to draw lines on the keep out layer.
In the past, when drawing boards, many people were used to drawing the board shape on the keep out layer to prevent the traces or copper from extending outside the board. Now, the board shape can be d...
linchichang PCB Design
How to reduce the cost of Bluetooth
When the word Bluetooth is mentioned, the first thing that comes to mind is Bluetooth headsets and Bluetooth modules. Bluetooth modules vary from chip solutions to Bluetooth protocols, communication d...
ohahaha RF/Wirelessly
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me some reference?
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me a reference? . . . It's urgent....
xingpoul FPGA/CPLD
When configuring FPGA in the laboratory, which model should be selected?
[i=s]This post was last edited by yzy0351 on 2017-6-17 01:09[/i] FPGA is colorful. Undergraduate colleges and universities plan to offer FPGA courses in the third year of their undergraduate program t...
yzy0351 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2264  2275  2206  2398  1729  46  45  49  35  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号