D-SUB-205AK25FCNBB121 datasheet, PDF

D-SUB-205AK25FCNBB121: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot

Download Datasheet Parametric View All

D-SUB-205AK25FCNBB121 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Objectid	1166694984
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX-SCREWS
body width	0.492 inch
subject depth	0.492 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	AU ON NI
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	WHITE
insulator material	POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25

Which industry has a promising future for FPGA?: 3G is quite popular now, and it seems that communication has a better future. Video processing mostly uses DSP, and there is little room for video image processing, etc. FPGA is mostly used in interfa...; 心仪 FPGA/CPLD

Automotive Electronics Standards: Many companies and people are now engaged in automotive electronics, but what are the product standards? Especially for newly developed ECU products, how to conduct experiments and what experiments to...; songbo Automotive Electronics

Combining FPGA and structured ASIC design: 由于结构化ASIC具有单位成本低、功耗低、性能高和转换快(fast turnaound)等特点，越来越多的先进系统设计工程师正在考虑予以采用。在结构化ASIC中，像通用逻辑门、存储器、锁相环和I/O缓存这些功能性资源都嵌在芯片内部经过预设计和预验证的基层中。然后，该层和顶部少数金属互联层一起完成定制。比起从头开始创建ASIC来说，这种方法可大幅缩短设计时间。仅在芯片少数金属层上配置电路，不仅可以降...; lll FPGA/CPLD

KEIL debugging initialization problem: Single step debugging Vectors LDR PC, Reset_Addr LDR PC, Undef_Addr LDR PC, SWI_Addr LDR PC, PAbt_Addr LDR PC, DAbt_Addr NOP ; Reserved Vector LDR PC, IRQ_Addr LDR PC, FIQ_Addr During execution, Vecto...; fancunyuan Embedded System

Come on, interns! Come on, Aya!: On April 27 , we took a group photo, had a graduation party, and ate together to commemorate the occasion. We swore that we had graduated from school and officially started our internships. On May 8 ,...; merrui Talking about work

DAPLink Upgrade to 0253: The open source DAPLink has been upgraded to version 0253. Version 0253 fixes the bug of reset interruption after downloading. [url=https://github.com/ARMmbed/DAPLink/releases]Project website[/url]...; dcexpert MicroPython Open Source section

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components