20.0MHZCFPT-9060HS3A datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 20.0MHZCFPT-9060HS3A

20.0MHZCFPT-9060HS3A: DescriptionACMOS Output Clock Oscillator, 20MHz Nom, SMD, 6 PIN; CategoryPassive components oscillator; File Size62KB，4 Pages; ManufacturerC-MAC Automotive; Websitehttps://cmac.com

Download Datasheet Parametric View All

20.0MHZCFPT-9060HS3A Overview

ACMOS Output Clock Oscillator, 20MHz Nom, SMD, 6 PIN

20.0MHZCFPT-9060HS3A Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION
Ageing	1 PPM/FIRST YEAR
Maximum control voltage	2.65 V
Minimum control voltage	0.65 V
maximum descent time	3 ns
Frequency Adjustment - Mechanical	NO
frequency stability	2.5%
Manufacturer's serial number	CFPT-9060
Installation features	SURFACE MOUNT
Nominal operating frequency	20 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	ACMOS
Output load	50 pF
physical size	14.7mm x 9.2mm x 6.2mm
longest rise time	3 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Base Number Matches	1

Preview

Download Datasheet

View All

CFPT-9050 Series

ISSUE 6 ; 23 DECEMBER 2004

Recommended for New Designs

Delivery Options

■

Frequency Stability

■

Temperature: see table

Typical Supply Voltage Variation ±10% < ±0.2 ppm*

Typical Load Coefficient 15pF ±5pF < ±0.2 ppm*

Please contact our sales office for current leadtimes

Description

■

* Depending on frequency and output type

Frequency Adjustment

■

A highly versatile series of surface mountable

14.7 x 9.2 x 6.2mm temperature compensated voltage

controlled crystal oscillators (TCVCXOs) for applications

where small size and high performance are pre-

requisites. This oscillator uses C-MAC’s latest custom

ASIC "Pluto", a single chip oscillator and analogue

compensation circuit, capable of sub 0.3 ppm

performance. Its wide frequency range, operating

temperature range, drive capability, coupled with its

high stability and linear frequency pulling make it the

ideal reference oscillator. Its ability to function down to

a supply voltage of 2.4V and low power consumption

makes it particularly suitable for mobile applications

Three options with external Voltage Control applied to

pad 1:

A - Ageing adjustment: > ±5ppm (Standard Option)

B - No frequency adjustment. Initial calibration @ 25°C

< ±0.5 ppm

C - High Pulling ±10ppm to ±50ppm can be available

depending on frequency and stability options.

Please consult our sales office

■

Linearity

Slope

Input resistance

Modulation bandwidth

Standard control voltage ranges:

Without reference voltage

With reference voltage

< 1%

Positive

> 100kΩ

> 2kHz

Standard Frequencies

■

9.6, 10.0, 12.8, 19.44, 20.0, 38.88, 49.152, 51.84MHz

Waveform

SURFACE MOUNT

TCXOs

■

Square HCMOS 15pF load

Square ACMOS 50pF max. load

Sinewave 10kΩ // 10pF AC-coupled

Clipped sinewave 10kΩ // 10pF AC-coupled

- Vs=5.0V 2.5V±2V

- Vs=3.3V 1.65V±1V

- Vc=0V to Vref

■

Reference Voltage, Vref (HCMOS/ACMOS only)

■

Supply Voltage

■

Optional reference voltage output on pad 5, suitable for

potentiometer supply or DAC reference.

1. No output (standard option)

2. 2.2V, for Min. Vs>2.4V

3. 2.7V, for Min. Vs>3.0V

4. 4.2V, for Min. Vs>4.5V

Maximum load current (mA) = Vref /10

Operating range 2.4 to 6.0V, see table

Current Consumption

■

HCMOS Typically

≈

1+Frequency(MHz)*Supply(V)*{Load(pF)+15}*10

-3

e.g. 20MHz, 5V, 15pF

≈

4mA

ACMOS Typically

≈

1+Frequency(MHz)*Supply(V)*{Load(pF)+23}*10

-3

Sinewave, 6 to 12 mA depending on frequency

Clipped Sinewave, Typically

≈

1+Frequency(MHz)*1.2*{Load(pF)+30}*10

-3

■

For manual frequency adjustment (HCMOS/ACMOS output

only) connect an external 50kΩ potentiometer between

pad 5 (Reference Voltage) and pad 3 (GND) with wiper

connected to pad 1 (Voltage Control). Please specify

reference voltage as a part of the ordering code

Note: Please contact our sales office if a reference voltage

is required in combination with sine or clipped sinewave

output

Tri-state

Package Outline

■

14.7 x 9.2 x 6.2mm SMD

■

Ageing

■

Pad 2 open circuit or >0.6Vs output enabled

< 0.2Vs Tri-state

When Tri-stated, the output stage is disabled for all

output options, but the oscillator and compensation

circuit are still active (current consumption <1mA)

±1ppm maximum in first year

±3ppm maximum for 10 years

±1ppm maximum after reflow

■

Europe Tel: +44 (0)1460 270200

Americas Tel: +1 919 941 9333

Asia

Tel: +86 755 8826 5991

Fax: +44 (0)1460 72578

Fax: +1 919 941 9371

Fax: +86 755 8826 5990

Website: www.cmac.com

Recommended Resources

Phase sequence detector circuit B

Ultrashort wave relic reminder alarm circuit-a

AH800 control application circuit diagram b

555 time base encoder

Touch sound alarm

High-speed monostable circuit (1)

Why has the GaN charger that Lei Jun recommends in various ways become a charging magic tool?: Recently, a GaN charger from Xiaomi has become a hot topic, making ordinary people feel amazing. Lei Jun said, "It's really convenient!" Then, Huawei, Samsung, OPPO, Apple and other companies also sai...; eric_wang Power technology

Timing issues: ,000h mov TH0,010h mov TL0,060h setb EA setb ET0 setb TR0 mov R7,#0 mov R6,#0 ajmp $ TIME: inc R7 mov A,R7 cjne A,#100,NEXT inc R6 mov A,R6 cjne A,#10,NEXT ； used to extend time T_L2: cpl P1.0 mov R7,...; 159zhou Embedded System

I don't understand the working principle of the high-side switch.: I would like to ask if anyone knows how a high-side switch works. From the manual, I feel that it is a switch for circuit protection, and it does not have the function of stepping up or down voltage, ...; sunboy25 FPGA/CPLD

iSCSI target issues: The original program of the company where I interned was structured like this: (Old) Host computer software (PC) "== (SCSI card) ==" SCSI optical drive and a SCSI medium changer device implemented by ...; LYN790804 Embedded System

【xlinx design】Xilinx FPGA/CPLD chip pin description collection: [size=4]When using the chip, many people may not pay attention to the meaning of many pin descriptions on the chip, such as: GCK0, GCK1 (of course, many people know that this is the global clock) M0, ...; Crazy_HUA FPGA/CPLD

CCS 5.5: Do I need to download license when I download CCs5.5 from TI official website?...; 1059890310 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components