D-SUB-103AF44KGNBBD3 datasheet, PDF

D-SUB-103AF44KGNBBD3: DescriptionD Type Connector, 44 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerPalPilot; Environmental Compliance

Download Datasheet Parametric View All

D-SUB-103AF44KGNBBD3 Overview

D Type Connector, 44 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1166762588
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX SCREWS
body width	0.492 inch
subject depth	0.642 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	GOLD FLASH OVER NICKEL (100)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLACK
insulator material	POLYAMIDE
JESD-609 code	e3
Manufacturer's serial number	103
Plug contact pitch	0.09 inch
Match contact row spacing	0.078 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	4.191 mm
Plating thickness	FLASH inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Shell material	STEEL
Terminal length	0.13 inch
Terminal pitch	2.286 mm
Termination type	SOLDER
Total number of contacts	44

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

at91rm9200 u-boot burning problem: I want at91rm9200 to boot from flash. I see the partition table. I need to burn boot.bin, u-boot.gz, uImage, and finally the u-boot environment variables. Where can I find the boot.bin and environment...; lijiamin11 Embedded System

Why is serial faster than parallel?: Last week we sent out a 32G USB flash drive in an event. People also shared their comparison of the transmission speed of this USB flash drive on the forum. Some people questioned that USB only relies...; eric_wang Integrated technical exchanges

DDS Information: If you want good information, just download it....; zhengyingwei MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components