EEWORLDEEWORLDEEWORLD

Part Number

Search

DQ32D273K1(E)

Description
CAP,POLYESTER (MYLAR),27NF,100VDC,10% -TOL,10% +TOL
CategoryPassive components    capacitor   
File Size611KB,3 Pages
ManufacturerAmerican Capacitor Corporation
Download Datasheet Parametric View All

DQ32D273K1(E) Overview

CAP,POLYESTER (MYLAR),27NF,100VDC,10% -TOL,10% +TOL

DQ32D273K1(E) Parametric

Parameter NameAttribute value
Objectid1216842715
package instruction,
Reach Compliance Codeunknown
capacitance0.027 µF
Capacitor typeFILM CAPACITOR
Custom functionsReplace Last Digit K With Desired Tol
dielectric materialsPOLYESTER
Manufacturer's serial numberDQ3
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formFeed-Thru
Rated (AC) voltage (URac)70 V
Rated (DC) voltage (URdc)100 V
seriesDQ3
Can PB 5.0 projects be used in 6.0?
I would like to ask: Can the previously customized PB5.0 project be used directly in PB6.0? If it needs to be modified, how can it be done! ~~~...
常来eeworld Embedded System
Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812
[b][size=5]Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812[/size][/b][size=5][/size]...
Jacktang Microcontroller MCU
Recommended language standards for C language programming of microcontrollers
The author's words at the beginning: This article is the information I found on the Internet when I was writing a program recently. Since I used Mr. Guo's tutorial for getting started, I paid attentio...
bintimes 51mcu
MSP430 MCU Example 3 - Colored Light Control
1. Task Requirements Use the P4 port of the MSP430F247 microcontroller to control eight light-emitting diodes D1 to D8 to achieve four modes of patterned light control: Single LED left shift mode; Sin...
火辣西米秀 Microcontroller MCU
EEWORLD University-What is an isolated gate driver?
What is an isolated gate driver?:https://training.eeworld.com.cn/course/4973...
wanglan123 Power technology
Can the divided signal of the main clock clk be used as the detected clock in always?
module music(clk,ret,fm,fm1,fm2); input clk; input ret; output fm,fm1,fm2; reg clk1; reg clk2; reg h,fm; reg [9:0] cnt; reg [5: 0] cnt1; reg [2:0] cnt2; reg [2:0] cnt3; reg [5:0] div; parameter a=6'd5...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2449  2584  2061  741  385  50  53  42  15  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号