EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F521402QXA

Description
Clock Generator, CMOS,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size164KB,22 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F521402QXA Overview

Clock Generator, CMOS,

5962F521402QXA Parametric

Parameter NameAttribute value
Objectid8005872601
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Certification statusNot Qualified
technologyCMOS
total dose300k Rad(Si) V
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Standard Products
UT7R995 & UT7R995C RadClock
TM
2.5V/3.3V 200MHz High-Speed
Multi-phase PLL Clock Buffer
Datasheet
January 2014
FEATURES:
+3.3V
Core Power Supply
+2.5V
or +3.3V Clock Output Power Supply
- Independent Clock Output Bank Power Supplies
Output
frequency range: 6 MHz to 200 MHz
Bank
pair output-output skew < 100 ps
Cycle-cycle jitter < 50 ps
50%
± 2% maximum output duty cycle at 100MHz
Eight
LVTTL outputs with selectable drive strength
Selectable
positive- or negative-edge synchronization
Selectable
phase-locked loop (PLL) frequency range and
lock indicator
Phase
adjustments in 625 to 1300 ps steps up to ± 7.8 ns
(1-6,8,10,12)
x multiply and (1/2,1/4) x divide ratios
Compatible
with Spread-Spectrum reference clocks
Power-down
mode
Selectable
reference input divider
Operational environment:
- Total-dose tolerance: 100 krad (Si)
- SEL Immune to a LET of 109 MeV-cm
2
/mg
- SEU Immune to a LET of 109 MeV-cm
2
/mg
HiRel
temperature range: -55
o
C to +125
o
C
Extended
industrial temp: -40
o
C to +125
o
C
Packaging options:
- 48-Lead Ceramic Flatpack
- 48-Lead QFNdevelopment pending/contact factory
Standard Microcircuit Drawing: 5962-05214
- QML-Q and QML-V compliant part
INTRODUCTION:
The UT7R995/UT7R995C is a low-voltage, low-power, eight-
output, 6-to-200 MHz clock driver. It features output phase
programmability which is necessary to optimize the timing of
high-performance microprocessor and communication sys-
tems.
The user programs both the frequency and the phase of the out-
put banks through nF[1:0] and DS[1:0] pins. The adjustable
phase feature allows the user to skew the outputs to lead or lag
the reference clock. Connect any one of the outputs to the
feedback input to achieve different reference frequency multi-
plication and division ratios.
The devices also feature split output bank power supplies that
enable banks 1 & 2, bank 3, and bank 4 to operate at a different
1
power supply levels. The ternary PE/HD pin controls the syn-
chronization of output signals to either the rising or the falling
edge of the reference clock and selects the drive strength of the
output buffers.
To ensure smooth startup of the UT7R995/UT7R995C, inde-
pendent of the behavior of the reference clock, it is required
that the PD/DIV pin be held low to reset the device until power
up is complete and the reference clock is stable. Similarly, if
the frequency range select pin (FS) is changed during opera-
tion of the UT7R995/UT7R995C, the PD/DIV must be driven
low for a minimum of 3μs to guarantee the transition from one
FS range to the next, ensuring the reliable start up of the newly
selected PLL oscillator.
The UT7R995 and UT7R995C both interface to a digital clock
while the UT7R995C will also interface to a quartz crystal.
4F0
4F1
sOE
PD/DIV
PE/HD
V
DD
V
DD
Q3
3Q1
3Q0
V
SS
V
SS
V
DD
FB
V
DD
V
SS
V
SS
2Q1
2Q0
V
DD
Q1
LOCK
V
SS
DS0
DS1
1F0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
3F1
3F0
FS
V
SS
V
SS
V
DD
Q4
4Q1
4Q0
V
SS
V
SS
V
DD
XTAL1
NC/XTAL2
V
DD
V
SS
V
SS
1Q1
1Q0
V
DD
Q1
V
SS
TEST
2F1
2F0
1F1
UT7R995
&
UT7R995C
Figure 1. 48-Lead Ceramic Flatpack Pin Description
Recruiting part-time personnel for driver development
Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...
wanglicha Embedded System
Regarding video equalizer, please answer a few common sense questions.
About Video Equalizer 1.What is silent output and what is its function? 2.What is bypass equalization and what is its function? 3.What is DC restoration and what is its function? 4.What is carrier det...
shijizai Analog electronics
Ask for help from experts to debug dsp_fpga hardware platform
Experts in Chengdu please help. Rewards are available. Negotiable. DSP is TI 6416. Connect flash, sbsram, sdram, etc. through fpga. I don't know why it always fails to adjust. I am facing graduation p...
arcsink Embedded System
Participating in the HELPER2416 development board student aid program: My first encounter with ARM9
[align=left]The first impression I got when I received the board was that it felt great [font=Calibri] :lol[/font], (everyone has posted photos of the board, so I won't post them here) After checking ...
我不懂 Embedded System
EEWORLD University----UCD3138 Digital PWM (DPWM) Module
UCD3138 Digital PWM (DPWM) Module : https://training.eeworld.com.cn/course/4950...
wanglan123 Power technology
SensorTile's first experience in micro-aircraft applications
[align=left]I received the SensorTile during the days when express delivery was almost stopped during the Spring Festival. It has been a month now. I am ashamed to say that after the Spring Festival, ...
BG_King MEMS sensors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2031  2713  641  26  1959  41  55  13  1  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号