337-1-040-0-T-XS1-1070 datasheet, PDF

Datasheet> All Categories > The connector> The connector> 337-1-040-0-T-XS1-1070

337-1-040-0-T-XS1-1070: DescriptionBoard Connector, 40 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal; CategoryThe connector The connector; File Size1006KB，1 Pages; ManufacturerMPE-Garry GmbH

Download Datasheet Parametric View All

337-1-040-0-T-XS1-1070 Overview

Board Connector, 40 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal

337-1-040-0-T-XS1-1070 Parametric

Parameter Name	Attribute value
Objectid	308715541
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.079 inch
subject depth	0.252 inch
body length	3.16 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	700VAC V
insulator material	THERMOPLASTIC
Manufacturer's serial number	337
Plug contact pitch	0.079 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	3.429 mm
Rated current (signal)	1.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	3.9878 mm
Termination type	SURFACE MOUNT
Total number of contacts	40

Preview

Download Datasheet

View All

Pin Header SMD Sandwich 2,00 mm

Rated current

1,5 A

Rated voltage

150 V

RMS

/ V

Withstand voltage

500 V

RMS

for one minute

Material contact

Copper alloy

Material insulator

High temp. thermoplast UL94V-0

Operating temperature -40°C to +105°C

Max. processing temper. 260°C for 10 seconds

All dimensions in mm.

Series

337

pitch

termination

contact

size

2,00

Product

group

Variation

Layout A

2,00

0,50

PIN 1

1,50

5,08

1,50

PCB Layout

040 / 080

max.

pincount

☐

0,50

0,90

(n-1) x 2,00

n x 2,00

2,00

4,00

(n-1) x 2,00

Layout B

2,00

n x 2,00

(n-1) x 2,00

1,50

5,08

1,50

6,08

(n-1) x 2,00

2,00

4,00

PIN 1

0,50

0,90

1,50

4,00

6,30

1,50

7,00

available in variation

2,00

see figure left

7,85

10,70

11,86

12,37

17,35

13,20

16,10

20,22

24,00

29,20

** Positioning peg

0 = Without peg

1 = With peg

Plating:

T = Sn

F = Au

(optional only for variation 3)

S = Selective Au

Cap:

0 = Without cap

1 = With cap

4,30

8,60

10,00

11,82

14,00

16,60

Plating contact (T,F,S)

Positioning peg** (0,1)

3,55

6,40

7,56

8,07

13,05

4,60

6,10

8,40

10,00

12,60

see figure left

0,50

2,00

(n/2-2) x 2,00

(n/2-1) x 2,00

CS210611_V2

A (1/100 mm)

Cap (0,1)

* No. of contacts:

Variation 1 = 002 - 040

Variation 2 = 002 - 040

Variation 3 = 006 - 080

e.g. 1000 = 10,00 mm

No. of contacts *

(002,... - 072)

Variation (1,2,3)

www.mpe-connector.de

Order code:

337-?-???-?-?-XS?-????

4-14 4-15 4-16 4-17 4-18

3-28

Mating series

see page

156 159 422 158 413 160

6-8

3,00

(n/2) x 2,00

(n/2-1) x 2,00

2,00

0,85

2,65

2,00

MPE-Garry GmbH • Schäfflerstraße 13 • 87629 Füssen • Germany • Phone: +49 (0) 83 62 / 91 56-0 • Fax: +49 (0) 83 62 / 91 56-500 • Email: vk@mpe-connector.de • www.mpe-connector.de

6,08

2,65

Recommended Resources

Design scheme of voltage monitor in electric meter application

Application circuit of TDA1524

μPC1310V audio IC circuit diagram

Using current relay to control mechanical wrench circuit

Light intensity alarm circuit

Power failure monitoring circuit

Verilog Basics: Verilog Basics Key Points: The value assignment method in the tb module depends on the logic method in the logic function. If it is combinational logic, use blocking assignment. If it is sequential lo...; 一纸玫瑰 FPGA/CPLD

Sate210/Sate210-F wince software resource description: [align=left][font=黑体][size=15.0pt]Sate210 wince[/size][/font][font=黑体][size=15.0pt]Software Resource Description[/size][/font][/align][table=98%] [tr] [td=64] [align=left][b]Category[/b][/align] [/td]...; gooogleman Embedded System

Debuggable design provides detailed viewing of signal data: Debugging design functionality is an ongoing process: it starts with architectural design, continues through logical and physical implementation, and does not stop after tapeout. Once prototype silico...; 程序天使 FPGA/CPLD

[My MicroPython Beginner's Guide] - Python for Beginners: [i=s] This post was last edited by 不足论 on 2018-1-9 13:10[/i] Actually, I have said in the forum that I am currently working on artificial intelligence and doing artificial intelligence analysis. Now I...; 不足论 MicroPython Open Source section

SinlinxA33 development board uses MIPI DSI screen: [b][size=5]SinlinxA33 development board uses MIPI DSI screen[/size][/b] [size=3]Here I use the mipi screen bought from Sinlinx. You can also refer to other models of screens[/size] [size=3]First prepa...; babyking Embedded System

Basic questions about microcontrollers: How do I write a program to control the small LEDs to flash in groups of four at speeds of 0.5s and 0.25s? I really don't know how to do it. I've just started learning microcontrollers. Are there any ...; ypyp0431 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components