EEWORLDEEWORLDEEWORLD

Part Number

Search

3VN35/1CV12

Description
Card Edge Connector, 70 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle
CategoryThe connector    The connector   
File Size420KB,4 Pages
ManufacturerEaton
Download Datasheet Parametric View All

3VN35/1CV12 Overview

Card Edge Connector, 70 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle

3VN35/1CV12 Parametric

Parameter NameAttribute value
Objectid1225935127
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.33 inch
subject depth0.437 inch
body length5.18 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact styleBELLOWED TYPE
Dielectric withstand voltage1500VDC V
maximum insertion force4.448 N
Insulation resistance5000000000 Ω
Insulator colorGREEN
insulator materialDIALLYL PHTHALATE
MIL complianceYES
Manufacturer's serial numberCV
Plug contact pitch0.125 inch
Match contact row spacing0.145 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.683 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.38 inch
Terminal pitch3.175 mm
Termination typeWIRE WRAP
Total number of contacts70
Evacuation force-minimum value.278 N
TI believes that this technology will have huge potential!
[color=#3e3e3e] [color=#3e3e3e] [/color] NIR spectrometers help determine the molecular "fingerprint" of a substance for a range of industries, including agriculture, forensics, pharmaceuticals, petro...
maylove Analogue and Mixed Signal
Show off my DIY USB oscilloscope
Main technical indicators: Maximum sampling rate: 50MSa/S Analog bandwidth: 5M Input impedance: 1MΩ Vertical sensitivity: 4V/div, 2V/div, 1V/div, 0.5V/div, 0.1V/div, 0.05V/div[font=宋体]Total 6[font=宋体]...
cnshs DIY/Open Source Hardware
EEWORLD University Hall----Using Stratix V FPGA, removing external compensation components and reducing system costs
Using Stratix V FPGA, removing external compensation components and reducing system cost : https://training.eeworld.com.cn/course/2135Using Stratix V FPGAs, external compensation components are elimin...
chenyy FPGA/CPLD
Methods to prevent ESD in PCB design
Static electricity from the human body, the environment, and even inside electronic devices can cause various damages to delicate semiconductor chips, such as penetrating the thin insulation layer ins...
ESD技术咨询 PCB Design
Circuit common sense concept 6--MOS tube and simple CMOS logic gate circuit schematic diagram
[p=25, null, left][font=Tahoma,][color=#4e4e4e][font=Arial, Helvetica, simsun, u5b8bu4f53]Modern single-chip microcomputers are mainly made using CMOS technology. [/font][/color][/font][/p][p=25, null...
qinkaiabc Power technology
TI Digital Power Control Solutions
[b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2022  2748  1869  2819  1813  41  56  38  57  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号