EEWORLDEEWORLDEEWORLD

Part Number

Search

SST49LF016C-33-4C-EI

Description
Flash, 2MX8, 11ns, PDSO40, 10 X 20 MM, MO-142CD, TSOP1-40
Categorystorage    storage   
File Size511KB,42 Pages
ManufacturerSST
Websitehttp://www.ssti.com
Download Datasheet Parametric View All

SST49LF016C-33-4C-EI Overview

Flash, 2MX8, 11ns, PDSO40, 10 X 20 MM, MO-142CD, TSOP1-40

SST49LF016C-33-4C-EI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid2034727260
Parts packaging codeTSOP1
package instructionTSOP1,
Contacts40
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time11 ns
JESD-30 codeR-PDSO-G40
length18.4 mm
memory density16777216 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of terminals40
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize2MX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP1
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
Programming voltage3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature10
width10 mm
16 Mbit LPC Firmware Flash
SST49LF016C
016C16Mb LPC Firmware Flash
Advance Information
FEATURES:
• Organized as 2M x8 (16 Mbit)
• Conforms to Intel
®
LPC Interface Specification v1.1
– Support Multi-Byte Firmware Memory Read/
Write Cycles and Single Byte LPC Memory
Read/Write cycles
• Single 3.0-3.6V Read and Write Operations
• LPC Mode
– 5-signal LPC bus interface for both in-system
and factory programming using programmer
equipment
– Multi-Byte Read capability allowing 15.7MB/s
data transfer rate @ 33MHz PCI clock
- Firmware Memory Read cycle supporting
1,2,4,16 and 128 Byte Read
- Firmware Memory Write cycle supporting
1,2 and 4 Byte Write
– 33 MHz clock frequency operation
– WP#/AAI and TBL# pins provide hardware Write
protect for entire chip and/or top Boot Block
– Block Locking Registers for individual block Read-
Lock, Write-Lock, and Lock-Down protection
– 5 GPI pins for system design flexibility
– 4 ID pins for multi-chip selection
– Multi-Byte capability registers
(read-only registers)
– Status register for End-of-Write detection
– Program-/Erase-Suspend
Read or Write to other blocks during
Program-/Erase-Suspend
• Two-cycle Command Set
• Security ID Feature
– 256-bit Secure ID space
- 64-bit Unique Factory Pre-programmed
Device Identifier
- 192-bit User-Programmable OTP
• Superior Reliability
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
• Low Power Consumption
– Active Read Current: 12 mA (typical)
– Standby Current: 10 µA (typical)
• Uniform 4 KByte sectors
– 35 Overlay Blocks: one 16-KByte Boot Block,
two 8-KByte Parameter Blocks, one 32-Kbyte
Parameter Block, thirty-one 64-KByte Main
Blocks.
• Fast Sector-Erase/Program Operation
– Sector-Erase Time: 18 ms (typical)
– Block-Erase Time: 18 ms (typical)
– Program Time: 7 µs (typical)
• Auto Address Increment (AAI) for Rapid Factory
Programming (High Voltage Enabled)
– RY/BY# pin for End-of-Write detection
– Multi-Byte Program
– Chip Rewrite Time: (typical)
- SST49LF016C: 4 seconds
• Packages Available
– 32-lead PLCC
– 32-lead TSOP (8mm x 14mm)
– 40-lead TSOP (10mm x 20mm)
– Non-Pb (lead-free) packages available
PRODUCT DESCRIPTION
The SST49LF016C flash memory device is designed to
interface with host controllers (chipsets) that support a low-
pin-count (LPC) interface for BIOS applications. The
SST49LF016C device complies with Intel’s LPC Interface
Specification 1.1, supporting Multi-Byte Firmware Memory
Read/Write and LPC Memory Read/Write cycle types.
The SST49LF016C uses a 5-signal LPC interface to sup-
port both in-system and rapid factory programming using
programmer equipment. A high voltage pin (WP#/AAI) is
used to enable Auto Address Increment (AAI) mode. The
SST49LF016C offers hardware block protection in addition
to individual block protection via software registers for critical
system code and data. A 256-bit Security ID space with a
64-bit factory pre-programmed unique number and a 192-
bit user programmable OTP area enhances the user’s abil-
ity to use new security techniques and implement a new
data protection scheme. The SST49LF016C also provides
general purpose inputs (GPI) for system design flexibility.
The SST49LF016C flash memory device is manufactured
with SST’s proprietary, high-performance SuperFlash tech-
nology. The split-gate cell design and thick-oxide tunneling
injector attain greater reliability and manufacturability com-
pared with alternative technology approaches. The
SST49LF016C device significantly improves performance
and reliability, while lowering power consumption. The
SST49LF016C device writes (Program or Erase) in-system
with a single 3.0-3.6V power supply. It uses less energy
during Erase and Program than alternative flash memory
technologies. The total energy consumed is a function of
the applied voltage, current and time of application. Since
for any given voltage range, the SuperFlash technology
The SST logo and SuperFlash are registered Trademarks of Silicon Storage Technology, Inc.
Intel is a registered trademark of Intel Corporation.
These specifications are subject to change without notice.
©2004 Silicon Storage Technology, Inc.
S71237-03-000
12/04
1
[The ups and downs of an old post 2] One .c and one .h?
I wonder what you think about .c and .h? This is actually a very interesting topic. As usual, it took me a long time to form my opinion on this issue. But I suddenly wrote this post today, naturally i...
辛昕 Programming Basics
Shiyongzhu Creative Progress Post Sensorless Brushless DC Motor ESC Design
I'll post this first to take up a spot! May I ask the administrator if this post meets the requirements?...
shiyongzhu Renesas Electronics MCUs
Macro definition compilation fails
#include "LEDP.H"#define CRC(crc,byte) (((crc) >> 8 ) ^ tabel[((crc) ^ (unsigned int) (byte)) & 0XFF]) static const uint16 tabel[256] = { 0X0000, 0XC0C1, 0XC181, 0X0140, 0XC301, 0X03C0, 0X0280, 0XC241...
chenbingjy stm32/stm8
LPC2138 uses si4432 to make a wireless transceiver module
Dear brothers, I am a beginner in embedded system. My teacher gave me a question: I need to make a wireless transceiver module using si443 on LPC2138 and write the driver myself. It is really difficul...
wzq06633278902 ARM Technology
A brief analysis of the basic principles of GPS positioning - [Reprint]
[i=s]This post was last edited by lyzhangxiang on 2015-3-31 21:33[/i] [align=left][color=rgb(51, 51, 51)][font=Georgia,]Location services have become an increasingly popular technology and will become...
lyzhangxiang RF/Wirelessly
TI MSP430 series microcontroller serial communication baud rate calculation method
[p=26, null, left][font=Arial]TI[color=#000000] [/color]MSP430 series microcontroller, the baud rate value of the usart module is determined by the following three registers: UxBR0, UxBR1, UxMCTL Baud...
qinkaiabc Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1027  2573  1519  968  878  21  52  31  20  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号