3VN40/9JND3(095) datasheet, PDF

3VN40/9JND3(095): DescriptionCard Edge Connector, 80 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3VN40/9JND3(095) Overview

Card Edge Connector, 80 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle,

Parameter Name	Attribute value
Objectid	1225111545
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.76 inch
body length	4.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED PHENOLIC
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	#4-40
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.81 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.14 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	80
Evacuation force-minimum value	.278 N

Questions about using QuartusII for simulation? ? ? ? ? ?: I encountered a strange problem today: when using Quartus II for simulation , the waveform never shows the clock , only the level. However, the program is sure that the clock type is set correctly, an...; eeleader FPGA/CPLD

What to do if garbled characters appear on your computer: [i=s] This post was last edited by xiaomaoge on 2017-11-4 11:26 [/i] What to do if garbled characters appear on your computer...; xiaomaoge Talking

Four common ideas and techniques for FPGA/DSP design: This article discusses four common FPGA/DSP design ideas and techniques: ping-pong operation, serial-to-parallel conversion, pipeline operation, and data interface synchronization. They are all manife...; Aguilera Microcontroller MCU

Born only for uC, uS growth process 4: Last night I spent a lot of time doing a series of tests on overhead. We can draw a conclusion that we are very concerned about: That is, compared with the usual direct call of variables and functions...; 辛昕 Programming Basics

EEWORLD University ---- Webench Power Supply Design Training Video Series: Webench Power Design Training Series Videos : https://training.eeworld.com.cn/course/4004...; hi5 Power technology

Making a CPU out of a bunch of switches?: We turn lights on and off almost every day, but this simple switch is the basic unit that makes up the CPU. Share this article and see how to build the CPU, a switch world that is either 0 or 1. From ...; 可乐zzZ PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components