54112-803-32-2500 datasheet, PDF

54112-803-32-2500: DescriptionBoard Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size56KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-803-32-2500 Overview

Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	304044130
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	PLASTIC PACKGING
body width	0.19 inch
subject depth	0.984 inch
body length	1.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	32

PDM: Rev:E

STATUS:

Released

Printed: Jun 23, 2006

【Step into DLP】 2. DPL3010 Hardware: I. Features of DLP3010: About 10mm diagonal length; 1280 x 720 array; Data input interface is 8-bit LVDS signal, 300MHz ~ 540MHz; Control signal is serial data, write line, read line and clock line, 1...; dontium TI Technology Forum

About the peripheral and internal configuration method of the MII interface of the KSZ8893 chip: I'm currently using the triple-speed ethernet of nios with the mii phymode debugging of the ksz8893 chip. I've also added the ksz structure in hal. My nios is monitoring now, but I cannot ping the fpg...; guoxiaoliang198 FPGA/CPLD

STM32F10xUSBFullSpeedDeviceLibraryV3.1.0RC1: http://www.st.com/mcu/modules/Sp ... e_Lib_V3.1.0RC1.zipThe STM32 USB-FS-Device_Lib V3.1.0RC1 is an update of USB-FS-Device Library V3.0.1 that supports the USB Full speed in peripheral modeembedded i...; xuxu123456 stm32/stm8

Method of realizing serial communication using program: mfc, vc, win32 api: It's a procedure....; totopper Industrial Control Electronics

2016 has begun. What projects do you have in mind for this year? Come in and discuss. Both software and hardware are fine.: 2016 has begun. What project ideas do you have for this year? Come in and discuss. Both software and hardware are fine. I feel that one person's strength is too weak. We need to form a team. I have be...; wugx Electronics Design Contest

Daily Question: 4. In the following program, several hardware implementations are given. Which one is the possible one after the following modules are integrated?always @(posedge clock) if(A)C=B;1) Cannot be integrat...; 奔跑的蜗牛 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components