380472M100A050 datasheet, PDF - EEWORLD Datasheet

380472M100A050: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 100V, 20% +Tol, 20% -Tol, 4700uF,; CategoryPassive components capacitor; File Size1MB，6 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

380472M100A050 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 100V, 20% +Tol, 20% -Tol, 4700uF,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	784293046
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	4700 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	35 mm
dielectric materials	ALUMINUM
JESD-609 code	e3
length	50 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Radial
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	100 V
series	380
Terminal surface	Tin (Sn)
Terminal pitch	10 mm

STM32 new library V3.3.0 data type does not correspond?: I was recently using the new library provided by ST to write a program, andI found that some data types did not correspond. I don’t know if it was a problem with the library or if I didn’t understand ...; mayingchen stm32/stm8

VHDL description of 8255 --- please give me some advice!: 0; } } LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY cipc ISPORT(reset,rd,wr,cs,a0,a1:IN STD_ULOGIC; Pa:INOUT STD_ULOGIC_VECTOR(7 DOW...; xuqian214 Embedded System

Erasure Codes in Storage Systems — Finite Fields (Part 3): [url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...; 白丁 FPGA/CPLD

Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment: Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...; derick Recruitment

How to generate data source inside FPGA: How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...; eeleader FPGA/CPLD

Spreadtrum, MediaTek, Qualcomm processor parameter comparison table: I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...; Aguilera Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components