3KH31/9CND5(095) datasheet, PDF

3KH31/9CND5(095): DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,62 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137; CategoryThe connector The connector; File Size518KB，5 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3KH31/9CND5(095) Overview

EDGE CONNECTOR,PCB MNT,RECEPT,62 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137

Parameter Name	Attribute value
Objectid	1225105899
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.76 inch
body length	4.68 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1500VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED PHENOLIC
MIL compliance	YES
Manufacturer's serial number	CND
Plug contact pitch	0.125 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.81 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.11 inch
Terminal pitch	3.175 mm
Termination type	WIRE WRAP
Total number of contacts	62
Evacuation force-minimum value	.278 N

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

at91rm9200 u-boot burning problem: I want at91rm9200 to boot from flash. I see the partition table. I need to burn boot.bin, u-boot.gz, uImage, and finally the u-boot environment variables. Where can I find the boot.bin and environment...; lijiamin11 Embedded System

Why is serial faster than parallel?: Last week we sent out a 32G USB flash drive in an event. People also shared their comparison of the transmission speed of this USB flash drive on the forum. Some people questioned that USB only relies...; eric_wang Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components