EEWORLDEEWORLDEEWORLD

Part Number

Search

GUS-QS8B-00-34R0-F

Description
Array/Network Resistor, Bussed, 0.75W, 34ohm, 100V, 1% +/-Tol, 250ppm/Cel, Surface Mount, 1519, QSOP
CategoryPassive components    The resistor   
File Size365KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

GUS-QS8B-00-34R0-F Overview

Array/Network Resistor, Bussed, 0.75W, 34ohm, 100V, 1% +/-Tol, 250ppm/Cel, Surface Mount, 1519, QSOP

GUS-QS8B-00-34R0-F Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1007888789
package instructionQSOP
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPRECISION
structureMiniature
Component power consumption0.05 W
The first element resistor34 Ω
JESD-609 codee0
Manufacturer's serial numberQSOP
Installation featuresSURFACE MOUNT
Network TypeBUSSED
Number of components15
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height1.626 mm
Package length4.902 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width3.912 mm
method of packingTR; TUBE
Rated power dissipation(P)0.75 W
Rated temperature70 °C
resistance34 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesQSOP
size code1519
surface mountYES
Temperature Coefficient250 ppm/°C
Temperature coefficient tracking100 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeGULL WING
Tolerance1%
Operating Voltage100 V
Surface Mount QSOP
Resistor Networks
QSOP Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
small wiring board footprint. The 0.025" lead spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and temperature excursions.
For applications requiring high performance resistor networks in a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
10 to 250KΩ
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-30dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±2.0%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2680  494  938  1889  1016  54  10  19  39  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号