STM6717MRWY6E datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > STM6717MRWY6E

Preview

STM6717MRWY6E: DescriptionDual/triple ultra-low voltage supervisors with push-button reset (with delay option); File Size195KB，29 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet View All

STM6717MRWY6E Overview

Dual/triple ultra-low voltage supervisors with push-button reset (with delay option)

Preview

Download Datasheet

View All

STM6717/6718/6719/6720

STM6777/6778/6779/6780

Dual/triple ultra-low voltage supervisors

with push-button reset (with delay option)

Features

■

Primary supply (V

CC1

) monitor. Fixed (factory-

programmed) reset thresholds: 4.63V to 1.58V

Secondary supply (V

CC2

) monitor

(STM6717/18/19/20/77/78).

Fixed (factory-programmed) reset thresholds:

3.08V to 0.79V

Tertiary supply monitor (using externally

adjustable rstin):

0.626V internal reference

RST outputs (push-pull or open drain); state

guaranteed IF V

CC1

OR V

CC2

≥

0.8V

Reset delay time (t

rec

) on power-up: 210ms,

900ms (typ)

Manual reset input (MR)

Optional delayed manual reset input (MRC)

with external capacitor (STM6777/78/79/80)

Low supply current - 11µA (typ),

CC1

= V

CC2

= 3.6V

Operating temperature: –40°C to 85°C

(industrial grade)

Device summary

Monitored voltages

Part

number

STM6717

STM6718

STM6719

STM6720

STM6777

STM6778

STM6779

STM6780

CC1

✔

CC2

✔

RSTIN

Manual reset

input (MR)

✔

Delayed

MR pin

(MRC)

Reset output (RST)

Active-low

(push-pull)

Active-low

(open drain)

✔

Package

SOT23-6 (WB)

SOT23-5 (WY)

Table 1.

December 2007

Rev 6

1/29

www.st.com

List of figures

STM6717/6718/6719/6720/STM6777/6778/6779/6780

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Logic diagram (STM6717/18) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Logic diagram (STM6777/78) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Logic diagram (STM6719/20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Logic diagram (STM6779/80) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

STM6717/18 SOT23-5 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

STM6777/78 SOT23-6 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

STM6719/20 SOT23-6 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

STM6779/80 SOT23-6 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

STM67xx interface to processor with bi-directional reset pins . . . . . . . . . . . . . . . . . . . . . . 10

Ensuring RST valid to V

= 0 (active-low, push-pull outputs). . . . . . . . . . . . . . . . . . . . . . 10

Supply current vs. temperature (V

CC1

= 5.5V; V

CC2

= 3.6V) . . . . . . . . . . . . . . . . . . . . . . . 11

Supply current vs. temperature (V

CC1

= 3.6V; V

CC2

= 2.75V) . . . . . . . . . . . . . . . . . . . . . . 11

Supply current vs. temperature (V

CC1

= 3.0V; V

CC2

= 2.0V) . . . . . . . . . . . . . . . . . . . . . . . 12

Supply current vs. temperature (V

CC1

= 2.0V; V

CC2

= 1.0V) . . . . . . . . . . . . . . . . . . . . . . . 12

Normalized V

reset time-out period vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Maximum V

transient duration vs. reset threshold overdrive . . . . . . . . . . . . . . . . . . . . . 13

Normalized V

RST1

threshold vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Normalized V

RST2

threshold vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Reset input threshold vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

CC1

-to-reset delay vs. temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Reset input-to-reset output delay vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

MR-to-reset output delay vs. temperature (V

CC1

= 3.6V) . . . . . . . . . . . . . . . . . . . . . . . . . . 16

AC testing input/output waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

MR timing waveform (STM6717/18/19/20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

MR timing waveform (STM6777/78/79/80) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

SOT23-5 – 5-lead small outline transistor package mechanical drawing . . . . . . . . . . . . . . 22

SOT23-6 – 6-lead small outline transistor package mechanical drawing . . . . . . . . . . . . . . 23

4/29

Recommended Resources

Using ground-based AD conversion circuit

"Ding dong" electronic doorbell circuit three

Far East brand BCD-185 refrigerator circuit

Isolated 4 to 20mA receiver circuit

Simple LED driver

Six-way infrared remote control switch circuit

How to port Linux functions such as msync and munmap to WinCE: How to port Linux functions such as msync and munmap to WinCE...; yoshiki117 Linux and Android

Vivado Learning 3-Generate BOOT.bin: Continuing from the previous post, Vivado Learning 2 - Custom IP Core - FPGA/CPLD - Electronic Engineering World - Forum [url=https://bbs.eeworld.com.cn/thread-509154-1-1.html]https://bbs.eeworld.com....; suoma FPGA/CPLD

Use wiki to build our own resource library in the forum, direct traffic to eeworld, and move manufacturers' money to the forum: [i=s] This post was last edited by Xin Xin on 2015-11-6 01:26 [/i] [color=#000][font=微软雅黑][size=4] The resources mentioned here are not the kind of data in the download center. [/size][/font][/color][...; 辛昕 Suggestions & Announcements

Beginner's confusion: What is the difference between MPLAB ASM30 and MPLAB C30? Can both compile dspic30F6010A? Is ASM30 for assembly language and C30 for C language?...; 1004618390 DSP and ARM Processors

What is the reason for this ISE alarm?: What is the reason for this ISE alarm?...; pyy1980 FPGA/CPLD

Please repost this post as much as possible~~~: Also withI got inspiration from zhaojun_xf's discussion. Good things should be shared with others. So, I would like to ask everyone to do me a favor and repost this post as much as possible : Super de...; soso NXP MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components