EEWORLDEEWORLDEEWORLD

Part Number

Search

HTSW-118-17-FM-S

Description
Board Connector, 18 Contact(s), 1 Row(s), Male, Straight, Solder Terminal,
CategoryThe connector    The connector   
File Size395KB,7 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

HTSW-118-17-FM-S Overview

Board Connector, 18 Contact(s), 1 Row(s), Male, Straight, Solder Terminal,

HTSW-118-17-FM-S Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7195757783
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
body width0.098 inch
subject depth0.1 inch
body length1.8 inch
Connector typeBOARD CONNECTOR
Contact point genderMALE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Plug contact pitch0.1 inch
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts18
UL Flammability Code94V-0
REVISION BO
DO NOT
SCALE FROM
THIS PRINT
HTSW-XXX-XX-XXX-X-XX-XX-XX
TERMINAL SPACE SPEC
-1= .100 [2.54] (FILL EVERY POSITION)
-2= .200 [5.08] (FILL EVERY OTHER
POSITION STARTING WITH THE 1st
AND ENDING WITH THE LAST
POSITION IN BODY)
NUMBER OF POSITIONS
-1: -01 THRU -50
"A"= NUMBER OF POS x .100[2.54]
-2: -02 THRU -25
"A"= (NUMBER OF POS x .200[5.08])-.100[2.54]
LEAD STYLE
SEE TABLE 1, SHT 6
PLATING SPECIFICATIONS
-G: 10µ" GOLD IN CONTACT AREA, 3µ" GOLD ON TAIL
-T: MATTE TIN CONTACT AND TAIL
-S: 30µ" SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-H: 30µ" HEAVY GOLD IN CONTACT AREA, 3µ" GOLD ON TAIL
-L: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-F: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-E: 50µ" EXTRA HEAVY GOLD IN CONTACT AREA, 3µ" GOLD ON TAIL
(AVAILABLE ON LEAD STYLES -07, -08, -09 STRAIGHT AND -08-D-RA)
-TL: TIN/LEAD (90/10 5%) CONTACT AND TAIL,
(AVAILABLE ONLY ON LEAD STYLES -07, -08 & -09)
-TM: MATTE TIN CONTACT AND TAIL
-SM: 30µ" SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-LM: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-FM: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ON TAIL
-STL: 30µ" SELECTIVE GOLD IN CONTACT AREA, TIN/LEAD (90/10 5%) TAIL
-LTL: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA, TIN/LEAD (90/10 +/-5%) TAIL,
(AVAILABLE ONLY ON LEAD STYLE -15)
-SS: 30µ" STRIPE SELECTIVE GOLD IN CONTACT AREA, MATTE TIN ONTAIL, (SEE NOTE 9)
OPTION 3
*-MW: METAL WASHER
(STRAIGHT TAIL OPTION ONLY)
(AVAILABLE ON 05, 06, 07. 08. 16, 17, 18,
22, 23,24, 25, 41 & 42 LEAD STYLES ONLY)
(N/A WITH -LC OPTION. 20 POS MIN, 30 POS MAX.
SEE FIG 6, SHT 5)
OPTION 2
-POLARIZING SPECIFICATION
XXX INDICATES POS TO BE OMITTED
OPTION 1
-BLANK: STRAIGHT (SEE FIG 1, SHT 2)
-RA: RIGHT ANGLE (SEE TABLE 3 & 4, FIG 5, SHT 4)
-RE: EXTENDED RIGHT ANGLE (SEE TABLE 3 & 4, FIG 5, SHT 4)
(SINGLE ROW ONLY)
-NA: RA OPTION WITH STRAIGHT OPTION BODY (SEE TABLE 3 & 4, FIG 5, SHT 4)
-NE: RE OPTION WITH STRAIGHT OPTION BODY (SEE TABLE 3 & 4, FIG 5, SHT 4)
-LC: LOCKING CLIP (4 POS MINIMUM; ONLY AVAILABLE ON:
LEAD STYLES -08 THRU -13 & -22, WITH ROW OPTIONS -S & -D;
N/A WITH -MW, -RA OR -RE OPTIONS; SEE FIG 2, SHT 2)
BO
-LA: -RA OPTION WITH -LL OPTION (SEE SHT 3)
-LL: LOCKING LEAD (SEE FIG 4, SHT 3)
(N/A WITH -RE OR -NE OPTIONS)
(N/A IN SINGLE ROW, 1 OR 2 POSITIONS)
ROW SPECIFICATION (SEE TABLE 2)
-S: SINGLE
-D: DOUBLE
-T: TRIPLE
-Q: TRIPLE ROW, FILL OUTER ROWS ONLY
* - MW OPTION, DO NOT DESIGN IN. SAMTEC WILL
ONLY SUPPORT EXISTING BUSINESS 2/12/02.
CRITICAL DIMENSION INSPECTION INSTRUCTION TABLE
ASSEMBLY OPERATION
FILL
MULTI-CUT
RIGHT ANGLE
RIGHT ANGLE
RIGHT ANGLE
NOTES:
1.
C
REPRESENTS CRITICAL DIMENSION FOR STATISTICAL PROCESS CONTROL.
2. MINIMUM TERMINAL PUSHOUT FORCE: 3 LBS.
3. MAXIMUM HEIGHT VARIATION: .005[.127] (N/A ON -RA TAIL).
4. ASSEMBLE GOLD PLATE END AS SHOWN IN FIG 1.
5. STYLE -26: ROUND END OF PIN TO APPEAR ON BOTTOM (SEE FIG 7, SHT 6).
6. MINIMUM GOLD PLATED CONTACT AREA: .165[4.19] REF; PINS -18, -21 & -25: .050[1.27] REF.
7. CRIMP TWO PINS CLOSEST TO CENTER OF THE PART IF THERE IS A POLARIZED POSITION
IN THE MIDDLE/CENTER.
8. MAXIMUM CUT FLASH: .010 [.25].
9. -SS PLATING OPTION ONLY AVAILABLE ON -07, -08, -09 STRAIGHT AND -08 -RA LEAD
STYLES. MATES WITH SSQ, SSW, SSM, BCS, ESQ & ESW.
10. MEASURE FROM THE BEND RADIUS OF THE TERMINALS.
11. ORIENTATE PINS TO PREVENT BANDOLIER MARKS FROM SHOWING IN THE POST AREA.
(SEE TABLE 6,
SHT 7).
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
.XX: .01 [.25]
.XXX: .005 [.13]
.XXXX: .0020 [.051]
MATERIAL:
IN-PROCESS INSPECTION
C1
C2
C4
C5
C6
C7
C3
CRIMP
CPCs INTENTIONALLY DELETED:
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
DECIMALS
ANGLES
2
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
DWG. NO.
DO NOT SCALE DRAWING
SHEET SCALE: 3.5:1
INSULATOR: LCP, UL-94-V-0
COLOR: NATURAL
.025 SQ POST HI-TEMP TERMINAL STRIP ASSEMBLY
F:\DWG\MISC\MKTG\HTSW-XXX-XX-XXX-X-XX-XX-XX-MKT.SLDDRW
BY:
PURVIS
HTSW-XXX-XX-XXX-X-XX-XX-XX
02/17/87
SHEET
1
OF
7
How to connect two inout interfaces in CPLD? Please don't pass by, come in and tell us your solution, and we will reward you.
The problem is this: a CPLD is connected to two I2C interfaces, namely scl, sda and scl1, sda1, how to connect these two I2C. (scl, sda is the host I2C, scl1, sda1 is the slave I2C) Related informatio...
Crazy_HUA FPGA/CPLD
Renesas chip, UART2 (p03, p04) controls input reading and output high and low levels
When using Renesas, I encountered an operation of UART2 entering low power consumption. I found that when configuring it as a normal IO, the P04 pin was used as an input and read as a low level. Even ...
李晋南 Renesas Electronics MCUs
Embedded group, LINUX group, VC group, hacker group, ASP group, economic group
Welcome everyone to join: Hacker developer group: 18605156, 48490346, 17795088, 48490503 VC group: 18607590 ASP group: 48490599 Embedded group: 33956012 Please write your reason for joining. LINUX gro...
ztttt2001 Linux and Android
Bits and pieces of embedded learning (my study notes - "Bird Brother's Linux Private Recipe" 4)
[size=6]I haven't posted for a long time. I went home recently. Here I would like to thank [size=7]soso administrator[/size] for her support. She always supports me to continue writing every time I po...
lyyiqo Embedded System
Five points that cannot be ignored in PCB design of power supply
5 points that cannot be ignored in PCB design in power supply design. In power supply design, only the PCB design link is mentioned: 1. First of all, there must be a reasonable direction: such as inpu...
sppcb1 Power technology
Android 4.2 Audio Porting on Beaglebone
The print information of the startup board shows ALSA List Device: no soundcards found. Entering the system's /dev/snd directory, only the timer exists, and there are no files such as pcmC0Dx and cont...
theory94 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1802  2751  182  1479  1942  37  56  4  30  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号