EEWORLDEEWORLDEEWORLD

Part Number

Search

TSM2A102K4151R

Description
MALE, RIGHT ANGLE; STRAIGHT TWO PART BOARD CONNECTOR, SOLDER; SURFACE MOUNT
Categorysemiconductor    Other integrated circuit (IC)   
File Size148KB,3 Pages
ManufacturerMeritek Electronics
Websitehttp://www.meritekusa.com
Download Datasheet View All

TSM2A102K4151R Overview

MALE, RIGHT ANGLE; STRAIGHT TWO PART BOARD CONNECTOR, SOLDER; SURFACE MOUNT

NTC Thermistors
SMD Thermistors
TSM
Series
MERITEK
UL E223037
Features
1. EIA size 0402, 0603, 0805, 1206
2. Highly reliable monolithic structure
3. Wide resistance range
4. Cost effective
5. Agency recognition: UL
P
ART
N
UMBERING
S
YSTEM
TSM
Meritek Series
Size
CODE
1
0603
A
2
0805
B
2
A
104
H
39
H
2
R
Beta Value
CODE
B
25/85
Part No. (R25)
CODE
102
1K
F
±1
30
30
0
00
31
31
A
05
1
±1
R
Reel
G
±2
….
….
1
10
B
25/50
103
10K
H
±3
39
39
… 2
… 20
2
±2
B
Bulk
J
±5
40
40
D
35
3
±3
41
41
5
50
K
± 10
…..
….
F
55
….
….
H
75
H
75
Tolerance of Resistor
CODE
(%)
CODE
CODE
CODE
(%)
CODE
Beta Value—first 2 digits
Beta Value—last 2 digits
Tolerance of Beta Value
Standard Packaging
Dimensions
Part no.
TSM0
TSM1
TSM2
TSM3
Size
0402
0603
0805
1206
L nor.
1.00±0.15
1.60±0.15
2.00±0.20
3.20±0.30
W nor.
0.50±0.10
0.80±0.15
1.25±0.20
1.60±0.20
T max.
0.60
0.95
1.20
1.50
min.
0.2
0.3
0.4
0.5
Specifications are
subject to change without notice.
rev.6a
Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?
[i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...
拯救小p孩 Analog electronics
Authoritative sources refute new arguments for analog circuit design
At the International Solid-State Circuits Conference (ISSCC), a group of analog experts, mostly university professors and researchers, specifically refuted the argument that the "golden age" of analog...
fighting Analog electronics
Several questions about FOR loop statement
FOR loop statements can be used in VERILOG . VHDL simulation statements, but cannot be synthesized by synthesizers. As far as I know, VHDL syntax FOR I IN 0 TO 30 LOOP loop statements are supported by...
eeleader FPGA/CPLD
Analysis of fatal problems in the life of high-brightness LEDs
1. Heat management is the main problem in high-brightness LED applications   Since the p-type doping of III-nitrides is limited by the solubility of Mg acceptors and the high activation energy of hole...
探路者 LED Zone
Problems using barcode scanner in embedded Linux
The barcode scanner has a USB interface, so the USB driver has been installed. There will be a prompt after plugging in the scanner, but how to display the read barcode? Normally in Windows or Linux s...
shizibaihe Linux and Android
How to call a subroutine in Verilog?
How to call a subroutine in Verilog:Can I call other subroutines in Verilog? How can I do it?I want to add some other processing to the original program, and I want to use the method of calling subrou...
BEN121 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 605  2640  2843  1931  2607  13  54  58  39  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号