87933-2010 datasheet, PDF - EEWORLD Datasheet

87933-2010: DescriptionBoard Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,; CategoryThe connector The connector; File Size352KB，5 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

87933-2010 Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	309022472
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.135 inch
body length	0.5 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED LIQUID CRYSTAL POLYMER
Manufacturer's serial number	87933
Plug contact pitch	0.05 inch
Match contact row spacing	0.05 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Terminal pitch	1.27 mm
Termination type	SURFACE MOUNT
Total number of contacts	20

[NUCLEO-L452RE evaluation] Using Victory 4-digit and a half meter to measure the low power consumption current of STM32L452: [i=s] This post was last edited by zhjb1 on 2017-6-17 15:40 [/i] After some research on the application project, the best multimeter on hand is the Victory 4.5-digit 86E meter with automatic recording...; zhjb1 stm32/stm8

Verilog HDL simulation reports this error, what is the reason: Use modelsim to simulate a simple Verilog program: module 2_n and (in1,in2,out); input in1,in2；output out; assign out=~(in1&in2); endmodule When compiling, an error message appears: near "module": syn...; eeleader-mcu FPGA/CPLD

Spend the Spring Festival and recognize the prawns here: rt...; withoutpoem Embedded System

Ask a question about UCOS interrupt task: Suppose a task is interrupted during execution, and then after saving the scene and entering the interruption, a higher priority task is found. At this time, the higher priority task is executed. When...; jlinkv8 Real-time operating system RTOS

Using Verilog to implement an SDRAM controller based on FPGA: Use Verilog to implement an FPGA-based SDRAM controller....; fanfanme FPGA/CPLD

Sound processing in mobile (Error in calling API, experts welcome): MMRESULT mres; if (mres = waveOutOpen(&hWaveOut, WAVE_MAPPER, &lpFormat, (DWORD_PTR)sb_callback, (DWORD_PTR)pDeviceMemory, CALLBACK_FUNCTION) !=0) { printf("Open the wave out devices failed!"); goto e...; yeluoke Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components