EEWORLDEEWORLDEEWORLD

Part Number

Search

SMD99F-5200

Description
5-TAP, TTL-INTERFACED FIXED DELAY LINE
Categorylogic    logic   
File Size31KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric View All

SMD99F-5200 Overview

5-TAP, TTL-INTERFACED FIXED DELAY LINE

SMD99F-5200 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOC,
Contacts14/8
Reach Compliance Codecompli
JESD-30 codeR-XDSO-C8
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeSOC
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height4.445 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formC BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)200 ns
Base Number Matches1
SMD99F
5-TAP, TTL-INTERFACED
FIXED DELAY LINE
(SERIES SMD99F)
FEATURES
Five equally spaced outputs
Designed for surface mounting
Low profile (0.175 maximum height)
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
IN
T2
T4
GND
1
4
10
6
7
8
14
12
data
3
®
delay
devices,
inc.
PACKAGES
VDD
T1
T3
T5
IN
N/C
N/C
T2
N/C
T4
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
N/C
T1
N/C
T3
N/C
T5
Commercial
SMD99F-xx
Military
SMD99F-xxMC2
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The SMD99F-series device is a 5-tap digitally buffered delay line. The
IN
Signal Input
signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an
T1-T5 Tap Outputs
amount determined by the device dash number (See Table). For dash
VCC +5 Volts
numbers less than 5025, the total delay of the line is measured from T1 to
GND Ground
T5. The nominal tap-to-tap delay increment is given by one-fourth of the
total delay, and the inherent delay from IN to T1 is nominally 3.5ns. For dash numbers greater than or
equal to 5025, the total delay of the line is measured from IN to T5. The nominal tap-to-tap delay
increment is given by one-fifth of this number.
SERIES SPECIFICATIONS
Minimum input pulse width:
40% of total delay
Output rise time:
2ns typical
Supply voltage:
5VDC
±
5%
Supply current:
I
CCL
= 32ma typical
I
CCH
= 7ma typical
Operating temperature:
0° to 70° C
Temp. coefficient of total delay:
100 PPM/°C
DASH NUMBER SPECIFICATIONS
Part
Number
SMD99F-5004
SMD99F-5006
SMD99F-5008
SMD99F-5010
SMD99F-5012
SMD99F-5016
SMD99F-5020
SMD99F-5025
SMD99F-5030
SMD99F-5035
SMD99F-5040
SMD99F-5045
SMD99F-5050
SMD99F-5060
SMD99F-5075
SMD99F-5100
SMD99F-5125
SMD99F-5150
SMD99F-5175
SMD99F-5200
SMD99F-5250
Total
Delay (ns)
4
±
1.0 *
6
±
1.0 *
8
±
2.0 *
10
±
2.0 *
12
±
2.0 *
16
±
2.0 *
20
±
3.0 *
25
±
3.0
30
±
3.0
35
±
3.0
40
±
3.0
45
±
3.0
50
±
3.0
60
±
3.0
75
±
4.0
100
±
5.0
125
±
6.5
150
±
7.5
175
±
8.0
200
±
10.0
250
±
12.5
Delay Per
Tap (ns)
1.0
±
0.5
1.5
±
0.5
2.0
±
1.0
2.5
±
1.0
3.0
±
1.0
4.0
±
1.5
5.0
±
2.0
5.0
±
2.0
6.0
±
2.0
7.0
±
2.0
8.0
±
2.0
9.0
±
3.0
10.0
±
3.0
12.0
±
3.0
15.0
±
3.0
20.0
±
3.0
25.0
±
3.0
30.0
±
3.0
35.0
±
4.0
40.0
±
4.0
50.0
±
5.0
3.5ns
25%
25%
25%
25%
VCC IN
T1
T2
T3
T4
T5 GND
Functional diagram for dash numbers < 5025
20%
20%
20%
20%
20%
VCC IN
T1
T2
T3
T4
T5 GND
* Total delay is referenced to first tap output
Input to first tap = 3.5ns
±
1ns
NOTE: Any dash number between 5004 and 5250
not shown is also available.
Functional diagram for dash numbers >= 5025
©
1997 Data Delay Devices
Doc #97017
1/30/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
【FPGA Tips】The meaning of SKEW
In the following logic, the data delay is very small (maximum 3.6ns). If the clock skew is small, the logic can run above 200MHZ. Due to the existence of clock skew, the influence of clock skew must b...
eeleader FPGA/CPLD
09 New QQ group for car control communication: 18592870
[i=s] This post was last edited by paulhyde on 2014-9-15 09:02 [/i] Welcome to join the Xiaoche discussion group QQ group 18592870 to predict the direction of Xiaoche questions this year...
h137286510 Electronics Design Contest
I want to make a balance car and find a friend to help me with the battery solution.
Hi, sorry to bother you all. I am in Beijing and currently working in Tsinghua Science Park. I want to make a self-balancing car with my friends. We are in need of a power supply designer. I want to f...
misslcs Power technology
The contest test questions are released~ It is almost the same as the leaked ones... Black!!!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:23[/i] RT...
umpokil Electronics Design Contest
Wince video file playback problem
The problem is as above. Most video files can be played on the wince system, but some avi, mpg, and wmv formats cannot be played. Please help me, experts....
liuxiaosheng Embedded System
Win10 needs to be compatible with Android and iOS???
[i=s]This post was last edited by 574433742 on 2015-8-14 10:52[/i] [align=center][/align] At this year's Build conference, Microsoft actually announced the "Project Islandwood" plan for compatibility ...
574433742 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 774  2615  2446  2022  873  16  53  50  41  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号