EEWORLDEEWORLDEEWORLD

Part Number

Search

UVCJ14GLN

Description
5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators
File Size437KB,3 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Download Datasheet View All

UVCJ14GLN Overview

5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators

UVCJ Series
5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators
Integrated phase jitter of less than
1 ps from 12 kHz to 20 MHz
Ideal for 10 and 40 Gigabit Ethernet
and Optical Carrier applications
DENOTES PIN 1
MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.
Please see
www.mtronpti.com
for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI
1-800-762-8800.
Revision: 8-22-08
Digital security application segmentation accelerates the maturity of the industry chain
According to analysis by professional research institutions, with the continuous advancement of science and technology, the security industry is expanding. Professional services such as alarm operatio...
clj2004000 Industrial Control Electronics
【Perf-V Review】Summary
[i=s]This post was last edited by eew_3sqZMg on 2021-3-16 16:31[/i]It has been more than two months since I got the Pengfeng FPGA development board. During these two months, I gradually became familia...
eew_3sqZMg FPGA/CPLD
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? Thank you!...
eeleader-mcu FPGA/CPLD
Embedded
I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...
lindandaixu ARM Technology
MOJO V3 ISE Engineering
ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...
xutong FPGA/CPLD
Beaglebone peripheral circuit design driver code modification
Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...
523335234 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 876  1750  2526  1648  2347  18  36  51  34  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号