EEWORLDEEWORLDEEWORLD

Part Number

Search

BC031A101MZJ3AA0

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 0603, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC031A101MZJ3AA0 Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 0603, CHIP

BC031A101MZJ3AA0 Parametric

Parameter NameAttribute value
Objectid145115896613
package instruction, 0603
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.0001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.9 mm
JESD-609 codee0
length1.6 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Embossed, 13 Inch
positive tolerance20%
Rated (DC) voltage (URdc)100 V
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn60Pb40)
Terminal shapeWRAPAROUND
width0.81 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
【EEWORLD takes you DIY】Digital photo frame project launched--recruiting
There are many electronic photo frames on the market now. It would be cool to give them to girls. But they are all very expensive. Since there are so many great people on the forum, we can DIY a copyc...
HDLWorld FPGA/CPLD
EEWORLD University ---- "Dialogue Communication Principles Video"
"Principles of Dialogue Communication Video" : https://training.eeworld.com.cn/course/4520The tutorial takes the form of a dialogue, presenting a unique teaching style to the audience in the form of a...
抛砖引玉 RF/Wirelessly
There is a huge difference in event prizes!
For some DIY activities, the prizes for spending time and effort are as valuable as those for simply downloading a document or filling out a form!...
蓝雨夜 Talking
How to delete fan-out operation in allegro16.6
I am new to Allegro. I followed the tutorial and did a fan-out operation. Now I want to delete it, but I can't find how to delete it? Can anyone help me?...
一战到底 PCB Design
Application and development of large-size silicon wafer backside grinding technology
Application and development of back grinding technology for large-size silicon wafers Abstract: Integrated circuit chips are constantly developing towards high density, high performance, light and thi...
ruopu PCB Design
Moderator, this program can't be compiled.
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY FRE_DIVE IS PORT (CLK : IN STD_LOGIC; D : IN STD_LOGIC_VECTOR(7 DOWNTO 0); H : OUT STD_...
zhuzhouren FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1773  851  1657  286  1807  36  18  34  6  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号