EEWORLDEEWORLDEEWORLD

Part Number

Search

V-430P255X5100

Description
CAPACITOR, METALLIZED FILM, POLYESTER, 100 V, 2 uF, THROUGH HOLE MOUNT
CategoryPassive components    capacitor   
File Size79KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

V-430P255X5100 Overview

CAPACITOR, METALLIZED FILM, POLYESTER, 100 V, 2 uF, THROUGH HOLE MOUNT

V-430P255X5100 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance2.5 µF
Capacitor typeFILM CAPACITOR
diameter10.92 mm
dielectric materialsPOLYESTER
JESD-609 codee3
length31.75 mm
Manufacturer's serial numberV-430P
Installation featuresTHROUGH HOLE MOUNT
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
Package formAxial
positive tolerance5%
Rated (DC) voltage (URdc)100 V
seriesV-430 P
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal shapeWIRE
Base Number Matches1
V-430 P
Vishay Sprague
Metallized Polyester Film Capacitors, Wrap-and-Fill
FEATURES
Economical
Extensive standard ratings
Rugged construction
Small size
Compliant to RoHS directive 2002/95/EC
PERFORMANCE CHARACTERISTICS
Operating Temperature:
- 55 °C to + 85 °C
Capacitance Range:
0.0047 µF to 10.0 µF
Capactiance Tolerance:
± 20 %, ± 10 %, ± 5 %
DC Voltage Rating:
50 WVDC to 600 WVDC
Dissipation Factor:
1.0 % maximum
Voltage Test:
200 % of rated voltage for 2 min
Insulation Resistance:
At + 25 °C: 25 000 MΩ/µF or 50 000 MΩ minimum
At + 85 °C: 1000 MΩ/µF or 2500 MΩ minimum
Vibration Test (Condition B):
No mechanical damage, short, open or intermittent circuits.
DC Life Test:
125 % of rated voltage for 250 h at + 85 °C.
No open or short circuits. No visible damage.
Maximum
Δ
CAP = ± 10 %
Minimum IR = 50 % of initial limit
Maximum DF = 1.25 %
Humidity Test:
95 % relative humidity at + 40 °C for 250 h.
No visible damage.
Maximum
Δ
CAP ± 10 %
Minimum IR = 20 % of initial limit
Maximum DF = 2.0 %
PHYSICAL CHARACTERISTICS
Lead Pull:
5 lb (2.3 kg) for one min. No physical damage.
Lead Bend:
After three complete consecutive bends, no
damage.
Marking:
Sprague
®
trademark, type or part number,
capacitance and voltage.
DIMENSIONS
in inches (millimeters)
1.750 [44.45]
Min.
L
+ 0.062 [1.57]
- 0.031 [0.79]
1.750 [44.45]
Min.
D
Max.
Solid Tinned
Wire
(1)
Note
(1)
Lead size: D Max. < 0.270 [6.86] 0.025 [0.64] (No. 22 AWG). D Max
0.270 [6.86] 0.032 [0.81] (No. 20 AWG).
Leads to be within ± 0.062" [1.57 mm] of center line at egress but not less than 0.031" [0.79 mm] from edge.
STANDARD RATINGS
in inches [millimeters]
CAPACITANCE
(µF)
0.12
0.15
0.18
0.22
0.27
0.33
0.39
0.47
0.56
0.68
0.82
PART NUMBER
± 10 % TOLERANCE ± 5 % TOLERANCE
50 WVDC
V-430P124X9050
V-430P124X5050
V-430P154X9050
V-430P154X5050
V-430P184X9050
V-430P184X5050
V-430P224X9050
V-430P224X5050
V-430P274X9050
V-430P274X5050
V-430P334X9050
V-430P334X5050
V-430P394X9050
V-430P394X5050
V-430P474X9050
V-430P474X5050
V-430P564X9050
V-430P564X5050
V-430P684X9050
V-430P684X5050
V-430P824X9050
V-430P824X5050
CASE SIZE
D
0.196 [4.98]
0.210 [5.33]
0.223 [5.66]
0.240 [6.10]
0.258 [6.55]
0.279 [7.09]
0.250 [6.35]
0.269 [6.83]
0.288 [7.32]
0.311 [7.90]
0.270 [6.86]
L
0.625 [15.88]
0.625 [15.88]
0.625 [15.88]
0.625 [15.88]
0.625 [15.88]
0.625 [15.88]
0.750 [19.05]
0.750 [19.05]
0.750 [19.05]
0.750 [19.05]
1.000 [25.40]
LEAD
AWG NO.
22
22
22
22
22
20
22
22
20
20
20
www.vishay.com
25
Document Number: 42091
Revision: 12-Mar-09
For technical questions, contact:
spresale@vishay.com
How to Eliminate Competitive Risk Taking
module compare(out,a,b);input [7:0] a,b;output out;reg out;always @(a or b)begin if(ab)out=1; elseout=0;endendmoduleWhen performing gate-level simulation, glitches appear in the waveform, which is the...
超自然 FPGA/CPLD
Fully custom ALU module design
Design a 32-bit ALU module using a full-custom method in a 0.13um process, then perform delay analysis and optimization on the circuit diagram based on Hspice; use a modular design method to complete ...
CauserBait FPGA/CPLD
Why can't the clock interrupt enter?
I am using a jxarm9 2410 board. The experimental environment is ADT. The interrupt request is done and the interrupt enable is done. Normally, the tick interrupt should be automatically triggered once...
lnb19850110 Embedded System
【Bee English】20121028
[backcolor=rgb(238, 238, 238)]In order to urge myself to learn English and for the common progress of netizens, I hope to excerpt an English technical article every day and publish it on the forum: [/...
ffddybz Talking
A brief discussion on three-phase six-arm full-bridge drive circuit
[i=s] This post was last edited by Li Shilong on 2018-9-27 16:23 [/i] I am a newbie in electric control and have been obsessed with motor control for a few years. From today on, I will give you some t...
李世龙 Motor Drive Control(Motor Control)
【LEFT】Summary of using variable parameter functions in C language
[i=s] This post was last edited by Xin Xin on 2018-9-6 22:06 [/i] // Compile and use under ADS1.2 void TestFun(char* fmt,...) { int ch; char selch = 0; va_list ap = NULL; va_start(ap, fmt); do { selch...
bleach2008 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1976  1668  1367  408  1206  40  34  28  9  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号