BRP2-D-64-R-2-T datasheet, PDF

BRP2-D-64-R-2-T: DescriptionBoard Connector, 64 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size157KB，2 Pages; ManufacturerEaton

Download Datasheet Parametric View All

BRP2-D-64-R-2-T Overview

Board Connector, 64 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Objectid	1225132717
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.2 inch
subject depth	0.26 inch
body length	3.199 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN-PB ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulator color	BLACK
insulator material	GLASS FILLED THERMOPLASTIC
Manufacturer's serial number	BRP2
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.395 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	64

Number of bytes of INT and other data types in DSP: When using sizeof to check in VC5416, the bus is 16-bitint, char, and double, which are 1 1 2 respectively, but on the PC they are 1 4 8.What's going on?...; jiafenyong DSP and ARM Processors

Please help me, in MDK, the stdlib header file, fgct and other functions cannot be compiled: I need to convert floating point to string, and I found a library function in C that can do it, gcvt, fcvt and other functions, which are included in the stdlib header file, but when I use them, I get...; wwudii stm32/stm8

[Project source code] [Modelsim FAQ] Port 'xxxx' not found in the connected module: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 FPGA/CPLD

An error in the CC3200 Out of Box Application example: When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us...; littleshrimp RF/Wirelessly

crc16 source code sharing: // Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...; eeleader FPGA/CPLD

[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog: Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components